smctr.c 187 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730
  1. /*
  2. * smctr.c: A network driver for the SMC Token Ring Adapters.
  3. *
  4. * Written by Jay Schulist <jschlst@samba.org>
  5. *
  6. * This software may be used and distributed according to the terms
  7. * of the GNU General Public License, incorporated herein by reference.
  8. *
  9. * This device driver works with the following SMC adapters:
  10. * - SMC TokenCard Elite (8115T, chips 825/584)
  11. * - SMC TokenCard Elite/A MCA (8115T/A, chips 825/594)
  12. *
  13. * Source(s):
  14. * - SMC TokenCard SDK.
  15. *
  16. * Maintainer(s):
  17. * JS Jay Schulist <jschlst@samba.org>
  18. *
  19. * Changes:
  20. * 07102000 JS Fixed a timing problem in smctr_wait_cmd();
  21. * Also added a bit more discriptive error msgs.
  22. * 07122000 JS Fixed problem with detecting a card with
  23. * module io/irq/mem specified.
  24. *
  25. * To do:
  26. * 1. Multicast support.
  27. *
  28. * Initial 2.5 cleanup Alan Cox <alan@redhat.com> 2002/10/28
  29. */
  30. #include <linux/module.h>
  31. #include <linux/kernel.h>
  32. #include <linux/types.h>
  33. #include <linux/fcntl.h>
  34. #include <linux/interrupt.h>
  35. #include <linux/ptrace.h>
  36. #include <linux/ioport.h>
  37. #include <linux/in.h>
  38. #include <linux/slab.h>
  39. #include <linux/string.h>
  40. #include <linux/time.h>
  41. #include <linux/errno.h>
  42. #include <linux/init.h>
  43. #include <linux/mca-legacy.h>
  44. #include <linux/delay.h>
  45. #include <linux/netdevice.h>
  46. #include <linux/etherdevice.h>
  47. #include <linux/skbuff.h>
  48. #include <linux/trdevice.h>
  49. #include <linux/bitops.h>
  50. #include <asm/system.h>
  51. #include <asm/io.h>
  52. #include <asm/dma.h>
  53. #include <asm/irq.h>
  54. #if BITS_PER_LONG == 64
  55. #error FIXME: driver does not support 64-bit platforms
  56. #endif
  57. #include "smctr.h" /* Our Stuff */
  58. #include "smctr_firmware.h" /* SMC adapter firmware */
  59. static char version[] __initdata = KERN_INFO "smctr.c: v1.4 7/12/00 by jschlst@samba.org\n";
  60. static const char cardname[] = "smctr";
  61. #define SMCTR_IO_EXTENT 20
  62. #ifdef CONFIG_MCA_LEGACY
  63. static unsigned int smctr_posid = 0x6ec6;
  64. #endif
  65. static int ringspeed;
  66. /* SMC Name of the Adapter. */
  67. static char smctr_name[] = "SMC TokenCard";
  68. static char *smctr_model = "Unknown";
  69. /* Use 0 for production, 1 for verification, 2 for debug, and
  70. * 3 for very verbose debug.
  71. */
  72. #ifndef SMCTR_DEBUG
  73. #define SMCTR_DEBUG 1
  74. #endif
  75. static unsigned int smctr_debug = SMCTR_DEBUG;
  76. /* smctr.c prototypes and functions are arranged alphabeticly
  77. * for clearity, maintainability and pure old fashion fun.
  78. */
  79. /* A */
  80. static int smctr_alloc_shared_memory(struct net_device *dev);
  81. /* B */
  82. static int smctr_bypass_state(struct net_device *dev);
  83. /* C */
  84. static int smctr_checksum_firmware(struct net_device *dev);
  85. static int __init smctr_chk_isa(struct net_device *dev);
  86. static int smctr_chg_rx_mask(struct net_device *dev);
  87. static int smctr_clear_int(struct net_device *dev);
  88. static int smctr_clear_trc_reset(int ioaddr);
  89. static int smctr_close(struct net_device *dev);
  90. /* D */
  91. static int smctr_decode_firmware(struct net_device *dev);
  92. static int smctr_disable_16bit(struct net_device *dev);
  93. static int smctr_disable_adapter_ctrl_store(struct net_device *dev);
  94. static int smctr_disable_bic_int(struct net_device *dev);
  95. /* E */
  96. static int smctr_enable_16bit(struct net_device *dev);
  97. static int smctr_enable_adapter_ctrl_store(struct net_device *dev);
  98. static int smctr_enable_adapter_ram(struct net_device *dev);
  99. static int smctr_enable_bic_int(struct net_device *dev);
  100. /* G */
  101. static int __init smctr_get_boardid(struct net_device *dev, int mca);
  102. static int smctr_get_group_address(struct net_device *dev);
  103. static int smctr_get_functional_address(struct net_device *dev);
  104. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev);
  105. static int smctr_get_physical_drop_number(struct net_device *dev);
  106. static __u8 *smctr_get_rx_pointer(struct net_device *dev, short queue);
  107. static int smctr_get_station_id(struct net_device *dev);
  108. static struct net_device_stats *smctr_get_stats(struct net_device *dev);
  109. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  110. __u16 bytes_count);
  111. static int smctr_get_upstream_neighbor_addr(struct net_device *dev);
  112. /* H */
  113. static int smctr_hardware_send_packet(struct net_device *dev,
  114. struct net_local *tp);
  115. /* I */
  116. static int smctr_init_acbs(struct net_device *dev);
  117. static int smctr_init_adapter(struct net_device *dev);
  118. static int smctr_init_card_real(struct net_device *dev);
  119. static int smctr_init_rx_bdbs(struct net_device *dev);
  120. static int smctr_init_rx_fcbs(struct net_device *dev);
  121. static int smctr_init_shared_memory(struct net_device *dev);
  122. static int smctr_init_tx_bdbs(struct net_device *dev);
  123. static int smctr_init_tx_fcbs(struct net_device *dev);
  124. static int smctr_internal_self_test(struct net_device *dev);
  125. static irqreturn_t smctr_interrupt(int irq, void *dev_id);
  126. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  127. __u16 interrupt_enable_mask);
  128. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code,
  129. __u16 ibits);
  130. static int smctr_issue_init_timers_cmd(struct net_device *dev);
  131. static int smctr_issue_init_txrx_cmd(struct net_device *dev);
  132. static int smctr_issue_insert_cmd(struct net_device *dev);
  133. static int smctr_issue_read_ring_status_cmd(struct net_device *dev);
  134. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt);
  135. static int smctr_issue_remove_cmd(struct net_device *dev);
  136. static int smctr_issue_resume_acb_cmd(struct net_device *dev);
  137. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue);
  138. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue);
  139. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue);
  140. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev);
  141. static int smctr_issue_test_hic_cmd(struct net_device *dev);
  142. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev);
  143. static int smctr_issue_trc_loopback_cmd(struct net_device *dev);
  144. static int smctr_issue_tri_loopback_cmd(struct net_device *dev);
  145. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  146. short aword_cnt, void *byte);
  147. static int smctr_issue_write_word_cmd(struct net_device *dev,
  148. short aword_cnt, void *word);
  149. /* J */
  150. static int smctr_join_complete_state(struct net_device *dev);
  151. /* L */
  152. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev);
  153. static int smctr_load_firmware(struct net_device *dev);
  154. static int smctr_load_node_addr(struct net_device *dev);
  155. static int smctr_lobe_media_test(struct net_device *dev);
  156. static int smctr_lobe_media_test_cmd(struct net_device *dev);
  157. static int smctr_lobe_media_test_state(struct net_device *dev);
  158. /* M */
  159. static int smctr_make_8025_hdr(struct net_device *dev,
  160. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc);
  161. static int smctr_make_access_pri(struct net_device *dev,
  162. MAC_SUB_VECTOR *tsv);
  163. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  164. static int smctr_make_auth_funct_class(struct net_device *dev,
  165. MAC_SUB_VECTOR *tsv);
  166. static int smctr_make_corr(struct net_device *dev,
  167. MAC_SUB_VECTOR *tsv, __u16 correlator);
  168. static int smctr_make_funct_addr(struct net_device *dev,
  169. MAC_SUB_VECTOR *tsv);
  170. static int smctr_make_group_addr(struct net_device *dev,
  171. MAC_SUB_VECTOR *tsv);
  172. static int smctr_make_phy_drop_num(struct net_device *dev,
  173. MAC_SUB_VECTOR *tsv);
  174. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  175. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv);
  176. static int smctr_make_ring_station_status(struct net_device *dev,
  177. MAC_SUB_VECTOR *tsv);
  178. static int smctr_make_ring_station_version(struct net_device *dev,
  179. MAC_SUB_VECTOR *tsv);
  180. static int smctr_make_tx_status_code(struct net_device *dev,
  181. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus);
  182. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  183. MAC_SUB_VECTOR *tsv);
  184. static int smctr_make_wrap_data(struct net_device *dev,
  185. MAC_SUB_VECTOR *tsv);
  186. /* O */
  187. static int smctr_open(struct net_device *dev);
  188. static int smctr_open_tr(struct net_device *dev);
  189. /* P */
  190. struct net_device *smctr_probe(int unit);
  191. static int __init smctr_probe1(struct net_device *dev, int ioaddr);
  192. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  193. struct net_device *dev, __u16 rx_status);
  194. /* R */
  195. static int smctr_ram_memory_test(struct net_device *dev);
  196. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  197. __u16 *correlator);
  198. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  199. __u16 *correlator);
  200. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf);
  201. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  202. MAC_HEADER *rmf, __u16 *correlator);
  203. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  204. __u16 *correlator);
  205. static int smctr_reset_adapter(struct net_device *dev);
  206. static int smctr_restart_tx_chain(struct net_device *dev, short queue);
  207. static int smctr_ring_status_chg(struct net_device *dev);
  208. static int smctr_rx_frame(struct net_device *dev);
  209. /* S */
  210. static int smctr_send_dat(struct net_device *dev);
  211. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev);
  212. static int smctr_send_lobe_media_test(struct net_device *dev);
  213. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  214. __u16 correlator);
  215. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  216. __u16 correlator);
  217. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  218. __u16 correlator);
  219. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  220. MAC_HEADER *rmf, __u16 tx_fstatus);
  221. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  222. __u16 rcode, __u16 correlator);
  223. static int smctr_send_rq_init(struct net_device *dev);
  224. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  225. __u16 *tx_fstatus);
  226. static int smctr_set_auth_access_pri(struct net_device *dev,
  227. MAC_SUB_VECTOR *rsv);
  228. static int smctr_set_auth_funct_class(struct net_device *dev,
  229. MAC_SUB_VECTOR *rsv);
  230. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  231. __u16 *correlator);
  232. static int smctr_set_error_timer_value(struct net_device *dev,
  233. MAC_SUB_VECTOR *rsv);
  234. static int smctr_set_frame_forward(struct net_device *dev,
  235. MAC_SUB_VECTOR *rsv, __u8 dc_sc);
  236. static int smctr_set_local_ring_num(struct net_device *dev,
  237. MAC_SUB_VECTOR *rsv);
  238. static unsigned short smctr_set_ctrl_attention(struct net_device *dev);
  239. static void smctr_set_multicast_list(struct net_device *dev);
  240. static int smctr_set_page(struct net_device *dev, __u8 *buf);
  241. static int smctr_set_phy_drop(struct net_device *dev,
  242. MAC_SUB_VECTOR *rsv);
  243. static int smctr_set_ring_speed(struct net_device *dev);
  244. static int smctr_set_rx_look_ahead(struct net_device *dev);
  245. static int smctr_set_trc_reset(int ioaddr);
  246. static int smctr_setup_single_cmd(struct net_device *dev,
  247. __u16 command, __u16 subcommand);
  248. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  249. __u16 command, __u16 subcommand);
  250. static char *smctr_malloc(struct net_device *dev, __u16 size);
  251. static int smctr_status_chg(struct net_device *dev);
  252. /* T */
  253. static void smctr_timeout(struct net_device *dev);
  254. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  255. __u16 queue);
  256. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue);
  257. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  258. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes);
  259. /* U */
  260. static int smctr_update_err_stats(struct net_device *dev);
  261. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue);
  262. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  263. __u16 queue);
  264. /* W */
  265. static int smctr_wait_cmd(struct net_device *dev);
  266. static int smctr_wait_while_cbusy(struct net_device *dev);
  267. #define TO_256_BYTE_BOUNDRY(X) (((X + 0xff) & 0xff00) - X)
  268. #define TO_PARAGRAPH_BOUNDRY(X) (((X + 0x0f) & 0xfff0) - X)
  269. #define PARAGRAPH_BOUNDRY(X) smctr_malloc(dev, TO_PARAGRAPH_BOUNDRY(X))
  270. /* Allocate Adapter Shared Memory.
  271. * IMPORTANT NOTE: Any changes to this function MUST be mirrored in the
  272. * function "get_num_rx_bdbs" below!!!
  273. *
  274. * Order of memory allocation:
  275. *
  276. * 0. Initial System Configuration Block Pointer
  277. * 1. System Configuration Block
  278. * 2. System Control Block
  279. * 3. Action Command Block
  280. * 4. Interrupt Status Block
  281. *
  282. * 5. MAC TX FCB'S
  283. * 6. NON-MAC TX FCB'S
  284. * 7. MAC TX BDB'S
  285. * 8. NON-MAC TX BDB'S
  286. * 9. MAC RX FCB'S
  287. * 10. NON-MAC RX FCB'S
  288. * 11. MAC RX BDB'S
  289. * 12. NON-MAC RX BDB'S
  290. * 13. MAC TX Data Buffer( 1, 256 byte buffer)
  291. * 14. MAC RX Data Buffer( 1, 256 byte buffer)
  292. *
  293. * 15. NON-MAC TX Data Buffer
  294. * 16. NON-MAC RX Data Buffer
  295. */
  296. static int smctr_alloc_shared_memory(struct net_device *dev)
  297. {
  298. struct net_local *tp = netdev_priv(dev);
  299. if(smctr_debug > 10)
  300. printk(KERN_DEBUG "%s: smctr_alloc_shared_memory\n", dev->name);
  301. /* Allocate initial System Control Block pointer.
  302. * This pointer is located in the last page, last offset - 4.
  303. */
  304. tp->iscpb_ptr = (ISCPBlock *)(tp->ram_access + ((__u32)64 * 0x400)
  305. - (long)ISCP_BLOCK_SIZE);
  306. /* Allocate System Control Blocks. */
  307. tp->scgb_ptr = (SCGBlock *)smctr_malloc(dev, sizeof(SCGBlock));
  308. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  309. tp->sclb_ptr = (SCLBlock *)smctr_malloc(dev, sizeof(SCLBlock));
  310. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  311. tp->acb_head = (ACBlock *)smctr_malloc(dev,
  312. sizeof(ACBlock)*tp->num_acbs);
  313. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  314. tp->isb_ptr = (ISBlock *)smctr_malloc(dev, sizeof(ISBlock));
  315. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  316. tp->misc_command_data = (__u16 *)smctr_malloc(dev, MISC_DATA_SIZE);
  317. PARAGRAPH_BOUNDRY(tp->sh_mem_used);
  318. /* Allocate transmit FCBs. */
  319. tp->tx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  320. sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE]);
  321. tp->tx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  322. sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE]);
  323. tp->tx_fcb_head[BUG_QUEUE] = (FCBlock *)smctr_malloc(dev,
  324. sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE]);
  325. /* Allocate transmit BDBs. */
  326. tp->tx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  327. sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE]);
  328. tp->tx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  329. sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE]);
  330. tp->tx_bdb_head[BUG_QUEUE] = (BDBlock *)smctr_malloc(dev,
  331. sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE]);
  332. /* Allocate receive FCBs. */
  333. tp->rx_fcb_head[MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  334. sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE]);
  335. tp->rx_fcb_head[NON_MAC_QUEUE] = (FCBlock *)smctr_malloc(dev,
  336. sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE]);
  337. /* Allocate receive BDBs. */
  338. tp->rx_bdb_head[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  339. sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE]);
  340. tp->rx_bdb_end[MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  341. tp->rx_bdb_head[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev,
  342. sizeof(BDBlock) * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  343. tp->rx_bdb_end[NON_MAC_QUEUE] = (BDBlock *)smctr_malloc(dev, 0);
  344. /* Allocate MAC transmit buffers.
  345. * MAC Tx Buffers doen't have to be on an ODD Boundry.
  346. */
  347. tp->tx_buff_head[MAC_QUEUE]
  348. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[MAC_QUEUE]);
  349. tp->tx_buff_curr[MAC_QUEUE] = tp->tx_buff_head[MAC_QUEUE];
  350. tp->tx_buff_end [MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  351. /* Allocate BUG transmit buffers. */
  352. tp->tx_buff_head[BUG_QUEUE]
  353. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[BUG_QUEUE]);
  354. tp->tx_buff_curr[BUG_QUEUE] = tp->tx_buff_head[BUG_QUEUE];
  355. tp->tx_buff_end[BUG_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  356. /* Allocate MAC receive data buffers.
  357. * MAC Rx buffer doesn't have to be on a 256 byte boundary.
  358. */
  359. tp->rx_buff_head[MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  360. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE]);
  361. tp->rx_buff_end[MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  362. /* Allocate Non-MAC transmit buffers.
  363. * ?? For maximum Netware performance, put Tx Buffers on
  364. * ODD Boundry and then restore malloc to Even Boundrys.
  365. */
  366. smctr_malloc(dev, 1L);
  367. tp->tx_buff_head[NON_MAC_QUEUE]
  368. = (__u16 *)smctr_malloc(dev, tp->tx_buff_size[NON_MAC_QUEUE]);
  369. tp->tx_buff_curr[NON_MAC_QUEUE] = tp->tx_buff_head[NON_MAC_QUEUE];
  370. tp->tx_buff_end [NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  371. smctr_malloc(dev, 1L);
  372. /* Allocate Non-MAC receive data buffers.
  373. * To guarantee a minimum of 256 contigous memory to
  374. * UM_Receive_Packet's lookahead pointer, before a page
  375. * change or ring end is encountered, place each rx buffer on
  376. * a 256 byte boundary.
  377. */
  378. smctr_malloc(dev, TO_256_BYTE_BOUNDRY(tp->sh_mem_used));
  379. tp->rx_buff_head[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev,
  380. RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[NON_MAC_QUEUE]);
  381. tp->rx_buff_end[NON_MAC_QUEUE] = (__u16 *)smctr_malloc(dev, 0);
  382. return (0);
  383. }
  384. /* Enter Bypass state. */
  385. static int smctr_bypass_state(struct net_device *dev)
  386. {
  387. int err;
  388. if(smctr_debug > 10)
  389. printk(KERN_DEBUG "%s: smctr_bypass_state\n", dev->name);
  390. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE, JS_BYPASS_STATE);
  391. return (err);
  392. }
  393. static int smctr_checksum_firmware(struct net_device *dev)
  394. {
  395. struct net_local *tp = netdev_priv(dev);
  396. __u16 i, checksum = 0;
  397. if(smctr_debug > 10)
  398. printk(KERN_DEBUG "%s: smctr_checksum_firmware\n", dev->name);
  399. smctr_enable_adapter_ctrl_store(dev);
  400. for(i = 0; i < CS_RAM_SIZE; i += 2)
  401. checksum += *((__u16 *)(tp->ram_access + i));
  402. tp->microcode_version = *(__u16 *)(tp->ram_access
  403. + CS_RAM_VERSION_OFFSET);
  404. tp->microcode_version >>= 8;
  405. smctr_disable_adapter_ctrl_store(dev);
  406. if(checksum)
  407. return (checksum);
  408. return (0);
  409. }
  410. static int __init smctr_chk_mca(struct net_device *dev)
  411. {
  412. #ifdef CONFIG_MCA_LEGACY
  413. struct net_local *tp = netdev_priv(dev);
  414. int current_slot;
  415. __u8 r1, r2, r3, r4, r5;
  416. current_slot = mca_find_unused_adapter(smctr_posid, 0);
  417. if(current_slot == MCA_NOTFOUND)
  418. return (-ENODEV);
  419. mca_set_adapter_name(current_slot, smctr_name);
  420. mca_mark_as_used(current_slot);
  421. tp->slot_num = current_slot;
  422. r1 = mca_read_stored_pos(tp->slot_num, 2);
  423. r2 = mca_read_stored_pos(tp->slot_num, 3);
  424. if(tp->slot_num)
  425. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num - 1) | CNFG_SLOT_ENABLE_BIT));
  426. else
  427. outb(CNFG_POS_CONTROL_REG, (__u8)((tp->slot_num) | CNFG_SLOT_ENABLE_BIT));
  428. r1 = inb(CNFG_POS_REG1);
  429. r2 = inb(CNFG_POS_REG0);
  430. tp->bic_type = BIC_594_CHIP;
  431. /* IO */
  432. r2 = mca_read_stored_pos(tp->slot_num, 2);
  433. r2 &= 0xF0;
  434. dev->base_addr = ((__u16)r2 << 8) + (__u16)0x800;
  435. request_region(dev->base_addr, SMCTR_IO_EXTENT, smctr_name);
  436. /* IRQ */
  437. r5 = mca_read_stored_pos(tp->slot_num, 5);
  438. r5 &= 0xC;
  439. switch(r5)
  440. {
  441. case 0:
  442. dev->irq = 3;
  443. break;
  444. case 0x4:
  445. dev->irq = 4;
  446. break;
  447. case 0x8:
  448. dev->irq = 10;
  449. break;
  450. default:
  451. dev->irq = 15;
  452. break;
  453. }
  454. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev)) {
  455. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  456. return -ENODEV;
  457. }
  458. /* Get RAM base */
  459. r3 = mca_read_stored_pos(tp->slot_num, 3);
  460. tp->ram_base = ((__u32)(r3 & 0x7) << 13) + 0x0C0000;
  461. if (r3 & 0x8)
  462. tp->ram_base += 0x010000;
  463. if (r3 & 0x80)
  464. tp->ram_base += 0xF00000;
  465. /* Get Ram Size */
  466. r3 &= 0x30;
  467. r3 >>= 4;
  468. tp->ram_usable = (__u16)CNFG_SIZE_8KB << r3;
  469. tp->ram_size = (__u16)CNFG_SIZE_64KB;
  470. tp->board_id |= TOKEN_MEDIA;
  471. r4 = mca_read_stored_pos(tp->slot_num, 4);
  472. tp->rom_base = ((__u32)(r4 & 0x7) << 13) + 0x0C0000;
  473. if (r4 & 0x8)
  474. tp->rom_base += 0x010000;
  475. /* Get ROM size. */
  476. r4 >>= 4;
  477. switch (r4) {
  478. case 0:
  479. tp->rom_size = CNFG_SIZE_8KB;
  480. break;
  481. case 1:
  482. tp->rom_size = CNFG_SIZE_16KB;
  483. break;
  484. case 2:
  485. tp->rom_size = CNFG_SIZE_32KB;
  486. break;
  487. default:
  488. tp->rom_size = ROM_DISABLE;
  489. }
  490. /* Get Media Type. */
  491. r5 = mca_read_stored_pos(tp->slot_num, 5);
  492. r5 &= CNFG_MEDIA_TYPE_MASK;
  493. switch(r5)
  494. {
  495. case (0):
  496. tp->media_type = MEDIA_STP_4;
  497. break;
  498. case (1):
  499. tp->media_type = MEDIA_STP_16;
  500. break;
  501. case (3):
  502. tp->media_type = MEDIA_UTP_16;
  503. break;
  504. default:
  505. tp->media_type = MEDIA_UTP_4;
  506. break;
  507. }
  508. tp->media_menu = 14;
  509. r2 = mca_read_stored_pos(tp->slot_num, 2);
  510. if(!(r2 & 0x02))
  511. tp->mode_bits |= EARLY_TOKEN_REL;
  512. /* Disable slot */
  513. outb(CNFG_POS_CONTROL_REG, 0);
  514. tp->board_id = smctr_get_boardid(dev, 1);
  515. switch(tp->board_id & 0xffff)
  516. {
  517. case WD8115TA:
  518. smctr_model = "8115T/A";
  519. break;
  520. case WD8115T:
  521. if(tp->extra_info & CHIP_REV_MASK)
  522. smctr_model = "8115T rev XE";
  523. else
  524. smctr_model = "8115T rev XD";
  525. break;
  526. default:
  527. smctr_model = "Unknown";
  528. break;
  529. }
  530. return (0);
  531. #else
  532. return (-1);
  533. #endif /* CONFIG_MCA_LEGACY */
  534. }
  535. static int smctr_chg_rx_mask(struct net_device *dev)
  536. {
  537. struct net_local *tp = netdev_priv(dev);
  538. int err = 0;
  539. if(smctr_debug > 10)
  540. printk(KERN_DEBUG "%s: smctr_chg_rx_mask\n", dev->name);
  541. smctr_enable_16bit(dev);
  542. smctr_set_page(dev, (__u8 *)tp->ram_access);
  543. if(tp->mode_bits & LOOPING_MODE_MASK)
  544. tp->config_word0 |= RX_OWN_BIT;
  545. else
  546. tp->config_word0 &= ~RX_OWN_BIT;
  547. if(tp->receive_mask & PROMISCUOUS_MODE)
  548. tp->config_word0 |= PROMISCUOUS_BIT;
  549. else
  550. tp->config_word0 &= ~PROMISCUOUS_BIT;
  551. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  552. tp->config_word0 |= SAVBAD_BIT;
  553. else
  554. tp->config_word0 &= ~SAVBAD_BIT;
  555. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  556. tp->config_word0 |= RXATMAC;
  557. else
  558. tp->config_word0 &= ~RXATMAC;
  559. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  560. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  561. else
  562. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  563. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  564. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  565. else
  566. {
  567. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  568. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  569. else
  570. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  571. }
  572. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_0,
  573. &tp->config_word0)))
  574. {
  575. return (err);
  576. }
  577. if((err = smctr_issue_write_word_cmd(dev, RW_CONFIG_REGISTER_1,
  578. &tp->config_word1)))
  579. {
  580. return (err);
  581. }
  582. smctr_disable_16bit(dev);
  583. return (0);
  584. }
  585. static int smctr_clear_int(struct net_device *dev)
  586. {
  587. struct net_local *tp = netdev_priv(dev);
  588. outb((tp->trc_mask | CSR_CLRTINT), dev->base_addr + CSR);
  589. return (0);
  590. }
  591. static int smctr_clear_trc_reset(int ioaddr)
  592. {
  593. __u8 r;
  594. r = inb(ioaddr + MSR);
  595. outb(~MSR_RST & r, ioaddr + MSR);
  596. return (0);
  597. }
  598. /*
  599. * The inverse routine to smctr_open().
  600. */
  601. static int smctr_close(struct net_device *dev)
  602. {
  603. struct net_local *tp = netdev_priv(dev);
  604. struct sk_buff *skb;
  605. int err;
  606. netif_stop_queue(dev);
  607. tp->cleanup = 1;
  608. /* Check to see if adapter is already in a closed state. */
  609. if(tp->status != OPEN)
  610. return (0);
  611. smctr_enable_16bit(dev);
  612. smctr_set_page(dev, (__u8 *)tp->ram_access);
  613. if((err = smctr_issue_remove_cmd(dev)))
  614. {
  615. smctr_disable_16bit(dev);
  616. return (err);
  617. }
  618. for(;;)
  619. {
  620. skb = skb_dequeue(&tp->SendSkbQueue);
  621. if(skb == NULL)
  622. break;
  623. tp->QueueSkb++;
  624. dev_kfree_skb(skb);
  625. }
  626. return (0);
  627. }
  628. static int smctr_decode_firmware(struct net_device *dev)
  629. {
  630. struct net_local *tp = netdev_priv(dev);
  631. short bit = 0x80, shift = 12;
  632. DECODE_TREE_NODE *tree;
  633. short branch, tsize;
  634. __u16 buff = 0;
  635. long weight;
  636. __u8 *ucode;
  637. __u16 *mem;
  638. if(smctr_debug > 10)
  639. printk(KERN_DEBUG "%s: smctr_decode_firmware\n", dev->name);
  640. weight = *(long *)(tp->ptr_ucode + WEIGHT_OFFSET);
  641. tsize = *(__u8 *)(tp->ptr_ucode + TREE_SIZE_OFFSET);
  642. tree = (DECODE_TREE_NODE *)(tp->ptr_ucode + TREE_OFFSET);
  643. ucode = (__u8 *)(tp->ptr_ucode + TREE_OFFSET
  644. + (tsize * sizeof(DECODE_TREE_NODE)));
  645. mem = (__u16 *)(tp->ram_access);
  646. while(weight)
  647. {
  648. branch = ROOT;
  649. while((tree + branch)->tag != LEAF && weight)
  650. {
  651. branch = *ucode & bit ? (tree + branch)->llink
  652. : (tree + branch)->rlink;
  653. bit >>= 1;
  654. weight--;
  655. if(bit == 0)
  656. {
  657. bit = 0x80;
  658. ucode++;
  659. }
  660. }
  661. buff |= (tree + branch)->info << shift;
  662. shift -= 4;
  663. if(shift < 0)
  664. {
  665. *(mem++) = SWAP_BYTES(buff);
  666. buff = 0;
  667. shift = 12;
  668. }
  669. }
  670. /* The following assumes the Control Store Memory has
  671. * been initialized to zero. If the last partial word
  672. * is zero, it will not be written.
  673. */
  674. if(buff)
  675. *(mem++) = SWAP_BYTES(buff);
  676. return (0);
  677. }
  678. static int smctr_disable_16bit(struct net_device *dev)
  679. {
  680. return (0);
  681. }
  682. /*
  683. * On Exit, Adapter is:
  684. * 1. TRC is in a reset state and un-initialized.
  685. * 2. Adapter memory is enabled.
  686. * 3. Control Store memory is out of context (-WCSS is 1).
  687. */
  688. static int smctr_disable_adapter_ctrl_store(struct net_device *dev)
  689. {
  690. struct net_local *tp = netdev_priv(dev);
  691. int ioaddr = dev->base_addr;
  692. if(smctr_debug > 10)
  693. printk(KERN_DEBUG "%s: smctr_disable_adapter_ctrl_store\n", dev->name);
  694. tp->trc_mask |= CSR_WCSS;
  695. outb(tp->trc_mask, ioaddr + CSR);
  696. return (0);
  697. }
  698. static int smctr_disable_bic_int(struct net_device *dev)
  699. {
  700. struct net_local *tp = netdev_priv(dev);
  701. int ioaddr = dev->base_addr;
  702. tp->trc_mask = CSR_MSK_ALL | CSR_MSKCBUSY
  703. | CSR_MSKTINT | CSR_WCSS;
  704. outb(tp->trc_mask, ioaddr + CSR);
  705. return (0);
  706. }
  707. static int smctr_enable_16bit(struct net_device *dev)
  708. {
  709. struct net_local *tp = netdev_priv(dev);
  710. __u8 r;
  711. if(tp->adapter_bus == BUS_ISA16_TYPE)
  712. {
  713. r = inb(dev->base_addr + LAAR);
  714. outb((r | LAAR_MEM16ENB), dev->base_addr + LAAR);
  715. }
  716. return (0);
  717. }
  718. /*
  719. * To enable the adapter control store memory:
  720. * 1. Adapter must be in a RESET state.
  721. * 2. Adapter memory must be enabled.
  722. * 3. Control Store Memory is in context (-WCSS is 0).
  723. */
  724. static int smctr_enable_adapter_ctrl_store(struct net_device *dev)
  725. {
  726. struct net_local *tp = netdev_priv(dev);
  727. int ioaddr = dev->base_addr;
  728. if(smctr_debug > 10)
  729. printk(KERN_DEBUG "%s: smctr_enable_adapter_ctrl_store\n", dev->name);
  730. smctr_set_trc_reset(ioaddr);
  731. smctr_enable_adapter_ram(dev);
  732. tp->trc_mask &= ~CSR_WCSS;
  733. outb(tp->trc_mask, ioaddr + CSR);
  734. return (0);
  735. }
  736. static int smctr_enable_adapter_ram(struct net_device *dev)
  737. {
  738. int ioaddr = dev->base_addr;
  739. __u8 r;
  740. if(smctr_debug > 10)
  741. printk(KERN_DEBUG "%s: smctr_enable_adapter_ram\n", dev->name);
  742. r = inb(ioaddr + MSR);
  743. outb(MSR_MEMB | r, ioaddr + MSR);
  744. return (0);
  745. }
  746. static int smctr_enable_bic_int(struct net_device *dev)
  747. {
  748. struct net_local *tp = netdev_priv(dev);
  749. int ioaddr = dev->base_addr;
  750. __u8 r;
  751. switch(tp->bic_type)
  752. {
  753. case (BIC_584_CHIP):
  754. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  755. outb(tp->trc_mask, ioaddr + CSR);
  756. r = inb(ioaddr + IRR);
  757. outb(r | IRR_IEN, ioaddr + IRR);
  758. break;
  759. case (BIC_594_CHIP):
  760. tp->trc_mask = CSR_MSKCBUSY | CSR_WCSS;
  761. outb(tp->trc_mask, ioaddr + CSR);
  762. r = inb(ioaddr + IMCCR);
  763. outb(r | IMCCR_EIL, ioaddr + IMCCR);
  764. break;
  765. }
  766. return (0);
  767. }
  768. static int __init smctr_chk_isa(struct net_device *dev)
  769. {
  770. struct net_local *tp = netdev_priv(dev);
  771. int ioaddr = dev->base_addr;
  772. __u8 r1, r2, b, chksum = 0;
  773. __u16 r;
  774. int i;
  775. int err = -ENODEV;
  776. if(smctr_debug > 10)
  777. printk(KERN_DEBUG "%s: smctr_chk_isa %#4x\n", dev->name, ioaddr);
  778. if((ioaddr & 0x1F) != 0)
  779. goto out;
  780. /* Grab the region so that no one else tries to probe our ioports. */
  781. if (!request_region(ioaddr, SMCTR_IO_EXTENT, smctr_name)) {
  782. err = -EBUSY;
  783. goto out;
  784. }
  785. /* Checksum SMC node address */
  786. for(i = 0; i < 8; i++)
  787. {
  788. b = inb(ioaddr + LAR0 + i);
  789. chksum += b;
  790. }
  791. if (chksum != NODE_ADDR_CKSUM)
  792. goto out2;
  793. b = inb(ioaddr + BDID);
  794. if(b != BRD_ID_8115T)
  795. {
  796. printk(KERN_ERR "%s: The adapter found is not supported\n", dev->name);
  797. goto out2;
  798. }
  799. /* Check for 8115T Board ID */
  800. r2 = 0;
  801. for(r = 0; r < 8; r++)
  802. {
  803. r1 = inb(ioaddr + 0x8 + r);
  804. r2 += r1;
  805. }
  806. /* value of RegF adds up the sum to 0xFF */
  807. if((r2 != 0xFF) && (r2 != 0xEE))
  808. goto out2;
  809. /* Get adapter ID */
  810. tp->board_id = smctr_get_boardid(dev, 0);
  811. switch(tp->board_id & 0xffff)
  812. {
  813. case WD8115TA:
  814. smctr_model = "8115T/A";
  815. break;
  816. case WD8115T:
  817. if(tp->extra_info & CHIP_REV_MASK)
  818. smctr_model = "8115T rev XE";
  819. else
  820. smctr_model = "8115T rev XD";
  821. break;
  822. default:
  823. smctr_model = "Unknown";
  824. break;
  825. }
  826. /* Store BIC type. */
  827. tp->bic_type = BIC_584_CHIP;
  828. tp->nic_type = NIC_825_CHIP;
  829. /* Copy Ram Size */
  830. tp->ram_usable = CNFG_SIZE_16KB;
  831. tp->ram_size = CNFG_SIZE_64KB;
  832. /* Get 58x Ram Base */
  833. r1 = inb(ioaddr);
  834. r1 &= 0x3F;
  835. r2 = inb(ioaddr + CNFG_LAAR_584);
  836. r2 &= CNFG_LAAR_MASK;
  837. r2 <<= 3;
  838. r2 |= ((r1 & 0x38) >> 3);
  839. tp->ram_base = ((__u32)r2 << 16) + (((__u32)(r1 & 0x7)) << 13);
  840. /* Get 584 Irq */
  841. r1 = 0;
  842. r1 = inb(ioaddr + CNFG_ICR_583);
  843. r1 &= CNFG_ICR_IR2_584;
  844. r2 = inb(ioaddr + CNFG_IRR_583);
  845. r2 &= CNFG_IRR_IRQS; /* 0x60 */
  846. r2 >>= 5;
  847. switch(r2)
  848. {
  849. case 0:
  850. if(r1 == 0)
  851. dev->irq = 2;
  852. else
  853. dev->irq = 10;
  854. break;
  855. case 1:
  856. if(r1 == 0)
  857. dev->irq = 3;
  858. else
  859. dev->irq = 11;
  860. break;
  861. case 2:
  862. if(r1 == 0)
  863. {
  864. if(tp->extra_info & ALTERNATE_IRQ_BIT)
  865. dev->irq = 5;
  866. else
  867. dev->irq = 4;
  868. }
  869. else
  870. dev->irq = 15;
  871. break;
  872. case 3:
  873. if(r1 == 0)
  874. dev->irq = 7;
  875. else
  876. dev->irq = 4;
  877. break;
  878. default:
  879. printk(KERN_ERR "%s: No IRQ found aborting\n", dev->name);
  880. goto out2;
  881. }
  882. if (request_irq(dev->irq, smctr_interrupt, IRQF_SHARED, smctr_name, dev))
  883. goto out2;
  884. /* Get 58x Rom Base */
  885. r1 = inb(ioaddr + CNFG_BIO_583);
  886. r1 &= 0x3E;
  887. r1 |= 0x40;
  888. tp->rom_base = (__u32)r1 << 13;
  889. /* Get 58x Rom Size */
  890. r1 = inb(ioaddr + CNFG_BIO_583);
  891. r1 &= 0xC0;
  892. if(r1 == 0)
  893. tp->rom_size = ROM_DISABLE;
  894. else
  895. {
  896. r1 >>= 6;
  897. tp->rom_size = (__u16)CNFG_SIZE_8KB << r1;
  898. }
  899. /* Get 58x Boot Status */
  900. r1 = inb(ioaddr + CNFG_GP2);
  901. tp->mode_bits &= (~BOOT_STATUS_MASK);
  902. if(r1 & CNFG_GP2_BOOT_NIBBLE)
  903. tp->mode_bits |= BOOT_TYPE_1;
  904. /* Get 58x Zero Wait State */
  905. tp->mode_bits &= (~ZERO_WAIT_STATE_MASK);
  906. r1 = inb(ioaddr + CNFG_IRR_583);
  907. if(r1 & CNFG_IRR_ZWS)
  908. tp->mode_bits |= ZERO_WAIT_STATE_8_BIT;
  909. if(tp->board_id & BOARD_16BIT)
  910. {
  911. r1 = inb(ioaddr + CNFG_LAAR_584);
  912. if(r1 & CNFG_LAAR_ZWS)
  913. tp->mode_bits |= ZERO_WAIT_STATE_16_BIT;
  914. }
  915. /* Get 584 Media Menu */
  916. tp->media_menu = 14;
  917. r1 = inb(ioaddr + CNFG_IRR_583);
  918. tp->mode_bits &= 0xf8ff; /* (~CNFG_INTERFACE_TYPE_MASK) */
  919. if((tp->board_id & TOKEN_MEDIA) == TOKEN_MEDIA)
  920. {
  921. /* Get Advanced Features */
  922. if(((r1 & 0x6) >> 1) == 0x3)
  923. tp->media_type |= MEDIA_UTP_16;
  924. else
  925. {
  926. if(((r1 & 0x6) >> 1) == 0x2)
  927. tp->media_type |= MEDIA_STP_16;
  928. else
  929. {
  930. if(((r1 & 0x6) >> 1) == 0x1)
  931. tp->media_type |= MEDIA_UTP_4;
  932. else
  933. tp->media_type |= MEDIA_STP_4;
  934. }
  935. }
  936. r1 = inb(ioaddr + CNFG_GP2);
  937. if(!(r1 & 0x2) ) /* GP2_ETRD */
  938. tp->mode_bits |= EARLY_TOKEN_REL;
  939. /* see if the chip is corrupted
  940. if(smctr_read_584_chksum(ioaddr))
  941. {
  942. printk(KERN_ERR "%s: EEPROM Checksum Failure\n", dev->name);
  943. free_irq(dev->irq, dev);
  944. goto out2;
  945. }
  946. */
  947. }
  948. return (0);
  949. out2:
  950. release_region(ioaddr, SMCTR_IO_EXTENT);
  951. out:
  952. return err;
  953. }
  954. static int __init smctr_get_boardid(struct net_device *dev, int mca)
  955. {
  956. struct net_local *tp = netdev_priv(dev);
  957. int ioaddr = dev->base_addr;
  958. __u8 r, r1, IdByte;
  959. __u16 BoardIdMask;
  960. tp->board_id = BoardIdMask = 0;
  961. if(mca)
  962. {
  963. BoardIdMask |= (MICROCHANNEL+INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  964. tp->extra_info |= (INTERFACE_594_CHIP+RAM_SIZE_64K+NIC_825_BIT+ALTERNATE_IRQ_BIT+SLOT_16BIT);
  965. }
  966. else
  967. {
  968. BoardIdMask|=(INTERFACE_CHIP+TOKEN_MEDIA+PAGED_RAM+BOARD_16BIT);
  969. tp->extra_info |= (INTERFACE_584_CHIP + RAM_SIZE_64K
  970. + NIC_825_BIT + ALTERNATE_IRQ_BIT);
  971. }
  972. if(!mca)
  973. {
  974. r = inb(ioaddr + BID_REG_1);
  975. r &= 0x0c;
  976. outb(r, ioaddr + BID_REG_1);
  977. r = inb(ioaddr + BID_REG_1);
  978. if(r & BID_SIXTEEN_BIT_BIT)
  979. {
  980. tp->extra_info |= SLOT_16BIT;
  981. tp->adapter_bus = BUS_ISA16_TYPE;
  982. }
  983. else
  984. tp->adapter_bus = BUS_ISA8_TYPE;
  985. }
  986. else
  987. tp->adapter_bus = BUS_MCA_TYPE;
  988. /* Get Board Id Byte */
  989. IdByte = inb(ioaddr + BID_BOARD_ID_BYTE);
  990. /* if Major version > 1.0 then
  991. * return;
  992. */
  993. if(IdByte & 0xF8)
  994. return (-1);
  995. r1 = inb(ioaddr + BID_REG_1);
  996. r1 &= BID_ICR_MASK;
  997. r1 |= BID_OTHER_BIT;
  998. outb(r1, ioaddr + BID_REG_1);
  999. r1 = inb(ioaddr + BID_REG_3);
  1000. r1 &= BID_EAR_MASK;
  1001. r1 |= BID_ENGR_PAGE;
  1002. outb(r1, ioaddr + BID_REG_3);
  1003. r1 = inb(ioaddr + BID_REG_1);
  1004. r1 &= BID_ICR_MASK;
  1005. r1 |= (BID_RLA | BID_OTHER_BIT);
  1006. outb(r1, ioaddr + BID_REG_1);
  1007. r1 = inb(ioaddr + BID_REG_1);
  1008. while(r1 & BID_RECALL_DONE_MASK)
  1009. r1 = inb(ioaddr + BID_REG_1);
  1010. r = inb(ioaddr + BID_LAR_0 + BID_REG_6);
  1011. /* clear chip rev bits */
  1012. tp->extra_info &= ~CHIP_REV_MASK;
  1013. tp->extra_info |= ((r & BID_EEPROM_CHIP_REV_MASK) << 6);
  1014. r1 = inb(ioaddr + BID_REG_1);
  1015. r1 &= BID_ICR_MASK;
  1016. r1 |= BID_OTHER_BIT;
  1017. outb(r1, ioaddr + BID_REG_1);
  1018. r1 = inb(ioaddr + BID_REG_3);
  1019. r1 &= BID_EAR_MASK;
  1020. r1 |= BID_EA6;
  1021. outb(r1, ioaddr + BID_REG_3);
  1022. r1 = inb(ioaddr + BID_REG_1);
  1023. r1 &= BID_ICR_MASK;
  1024. r1 |= BID_RLA;
  1025. outb(r1, ioaddr + BID_REG_1);
  1026. r1 = inb(ioaddr + BID_REG_1);
  1027. while(r1 & BID_RECALL_DONE_MASK)
  1028. r1 = inb(ioaddr + BID_REG_1);
  1029. return (BoardIdMask);
  1030. }
  1031. static int smctr_get_group_address(struct net_device *dev)
  1032. {
  1033. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_GROUP_ADDR);
  1034. return(smctr_wait_cmd(dev));
  1035. }
  1036. static int smctr_get_functional_address(struct net_device *dev)
  1037. {
  1038. smctr_issue_read_word_cmd(dev, RW_FUNCTIONAL_ADDR);
  1039. return(smctr_wait_cmd(dev));
  1040. }
  1041. /* Calculate number of Non-MAC receive BDB's and data buffers.
  1042. * This function must simulate allocateing shared memory exactly
  1043. * as the allocate_shared_memory function above.
  1044. */
  1045. static unsigned int smctr_get_num_rx_bdbs(struct net_device *dev)
  1046. {
  1047. struct net_local *tp = netdev_priv(dev);
  1048. unsigned int mem_used = 0;
  1049. /* Allocate System Control Blocks. */
  1050. mem_used += sizeof(SCGBlock);
  1051. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1052. mem_used += sizeof(SCLBlock);
  1053. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1054. mem_used += sizeof(ACBlock) * tp->num_acbs;
  1055. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1056. mem_used += sizeof(ISBlock);
  1057. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1058. mem_used += MISC_DATA_SIZE;
  1059. /* Allocate transmit FCB's. */
  1060. mem_used += TO_PARAGRAPH_BOUNDRY(mem_used);
  1061. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[MAC_QUEUE];
  1062. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[NON_MAC_QUEUE];
  1063. mem_used += sizeof(FCBlock) * tp->num_tx_fcbs[BUG_QUEUE];
  1064. /* Allocate transmit BDBs. */
  1065. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[MAC_QUEUE];
  1066. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[NON_MAC_QUEUE];
  1067. mem_used += sizeof(BDBlock) * tp->num_tx_bdbs[BUG_QUEUE];
  1068. /* Allocate receive FCBs. */
  1069. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[MAC_QUEUE];
  1070. mem_used += sizeof(FCBlock) * tp->num_rx_fcbs[NON_MAC_QUEUE];
  1071. /* Allocate receive BDBs. */
  1072. mem_used += sizeof(BDBlock) * tp->num_rx_bdbs[MAC_QUEUE];
  1073. /* Allocate MAC transmit buffers.
  1074. * MAC transmit buffers don't have to be on an ODD Boundry.
  1075. */
  1076. mem_used += tp->tx_buff_size[MAC_QUEUE];
  1077. /* Allocate BUG transmit buffers. */
  1078. mem_used += tp->tx_buff_size[BUG_QUEUE];
  1079. /* Allocate MAC receive data buffers.
  1080. * MAC receive buffers don't have to be on a 256 byte boundary.
  1081. */
  1082. mem_used += RX_DATA_BUFFER_SIZE * tp->num_rx_bdbs[MAC_QUEUE];
  1083. /* Allocate Non-MAC transmit buffers.
  1084. * For maximum Netware performance, put Tx Buffers on
  1085. * ODD Boundry,and then restore malloc to Even Boundrys.
  1086. */
  1087. mem_used += 1L;
  1088. mem_used += tp->tx_buff_size[NON_MAC_QUEUE];
  1089. mem_used += 1L;
  1090. /* CALCULATE NUMBER OF NON-MAC RX BDB'S
  1091. * AND NON-MAC RX DATA BUFFERS
  1092. *
  1093. * Make sure the mem_used offset at this point is the
  1094. * same as in allocate_shared memory or the following
  1095. * boundary adjustment will be incorrect (i.e. not allocating
  1096. * the non-mac receive buffers above cannot change the 256
  1097. * byte offset).
  1098. *
  1099. * Since this cannot be guaranteed, adding the full 256 bytes
  1100. * to the amount of shared memory used at this point will guaranteed
  1101. * that the rx data buffers do not overflow shared memory.
  1102. */
  1103. mem_used += 0x100;
  1104. return((0xffff - mem_used) / (RX_DATA_BUFFER_SIZE + sizeof(BDBlock)));
  1105. }
  1106. static int smctr_get_physical_drop_number(struct net_device *dev)
  1107. {
  1108. smctr_issue_read_word_cmd(dev, RW_PHYSICAL_DROP_NUMBER);
  1109. return(smctr_wait_cmd(dev));
  1110. }
  1111. static __u8 * smctr_get_rx_pointer(struct net_device *dev, short queue)
  1112. {
  1113. struct net_local *tp = netdev_priv(dev);
  1114. BDBlock *bdb;
  1115. bdb = (BDBlock *)((__u32)tp->ram_access
  1116. + (__u32)(tp->rx_fcb_curr[queue]->trc_bdb_ptr));
  1117. tp->rx_fcb_curr[queue]->bdb_ptr = bdb;
  1118. return ((__u8 *)bdb->data_block_ptr);
  1119. }
  1120. static int smctr_get_station_id(struct net_device *dev)
  1121. {
  1122. smctr_issue_read_word_cmd(dev, RW_INDIVIDUAL_MAC_ADDRESS);
  1123. return(smctr_wait_cmd(dev));
  1124. }
  1125. /*
  1126. * Get the current statistics. This may be called with the card open
  1127. * or closed.
  1128. */
  1129. static struct net_device_stats *smctr_get_stats(struct net_device *dev)
  1130. {
  1131. struct net_local *tp = netdev_priv(dev);
  1132. return ((struct net_device_stats *)&tp->MacStat);
  1133. }
  1134. static FCBlock *smctr_get_tx_fcb(struct net_device *dev, __u16 queue,
  1135. __u16 bytes_count)
  1136. {
  1137. struct net_local *tp = netdev_priv(dev);
  1138. FCBlock *pFCB;
  1139. BDBlock *pbdb;
  1140. unsigned short alloc_size;
  1141. unsigned short *temp;
  1142. if(smctr_debug > 20)
  1143. printk(KERN_DEBUG "smctr_get_tx_fcb\n");
  1144. /* check if there is enough FCB blocks */
  1145. if(tp->num_tx_fcbs_used[queue] >= tp->num_tx_fcbs[queue])
  1146. return ((FCBlock *)(-1L));
  1147. /* round off the input pkt size to the nearest even number */
  1148. alloc_size = (bytes_count + 1) & 0xfffe;
  1149. /* check if enough mem */
  1150. if((tp->tx_buff_used[queue] + alloc_size) > tp->tx_buff_size[queue])
  1151. return ((FCBlock *)(-1L));
  1152. /* check if past the end ;
  1153. * if exactly enough mem to end of ring, alloc from front.
  1154. * this avoids update of curr when curr = end
  1155. */
  1156. if(((unsigned long)(tp->tx_buff_curr[queue]) + alloc_size)
  1157. >= (unsigned long)(tp->tx_buff_end[queue]))
  1158. {
  1159. /* check if enough memory from ring head */
  1160. alloc_size = alloc_size +
  1161. (__u16)((__u32)tp->tx_buff_end[queue]
  1162. - (__u32)tp->tx_buff_curr[queue]);
  1163. if((tp->tx_buff_used[queue] + alloc_size)
  1164. > tp->tx_buff_size[queue])
  1165. {
  1166. return ((FCBlock *)(-1L));
  1167. }
  1168. /* ring wrap */
  1169. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  1170. }
  1171. tp->tx_buff_used[queue] += alloc_size;
  1172. tp->num_tx_fcbs_used[queue]++;
  1173. tp->tx_fcb_curr[queue]->frame_length = bytes_count;
  1174. tp->tx_fcb_curr[queue]->memory_alloc = alloc_size;
  1175. temp = tp->tx_buff_curr[queue];
  1176. tp->tx_buff_curr[queue]
  1177. = (__u16 *)((__u32)temp + (__u32)((bytes_count + 1) & 0xfffe));
  1178. pbdb = tp->tx_fcb_curr[queue]->bdb_ptr;
  1179. pbdb->buffer_length = bytes_count;
  1180. pbdb->data_block_ptr = temp;
  1181. pbdb->trc_data_block_ptr = TRC_POINTER(temp);
  1182. pFCB = tp->tx_fcb_curr[queue];
  1183. tp->tx_fcb_curr[queue] = tp->tx_fcb_curr[queue]->next_ptr;
  1184. return (pFCB);
  1185. }
  1186. static int smctr_get_upstream_neighbor_addr(struct net_device *dev)
  1187. {
  1188. smctr_issue_read_word_cmd(dev, RW_UPSTREAM_NEIGHBOR_ADDRESS);
  1189. return(smctr_wait_cmd(dev));
  1190. }
  1191. static int smctr_hardware_send_packet(struct net_device *dev,
  1192. struct net_local *tp)
  1193. {
  1194. struct tr_statistics *tstat = &tp->MacStat;
  1195. struct sk_buff *skb;
  1196. FCBlock *fcb;
  1197. if(smctr_debug > 10)
  1198. printk(KERN_DEBUG"%s: smctr_hardware_send_packet\n", dev->name);
  1199. if(tp->status != OPEN)
  1200. return (-1);
  1201. if(tp->monitor_state_ready != 1)
  1202. return (-1);
  1203. for(;;)
  1204. {
  1205. /* Send first buffer from queue */
  1206. skb = skb_dequeue(&tp->SendSkbQueue);
  1207. if(skb == NULL)
  1208. return (-1);
  1209. tp->QueueSkb++;
  1210. if(skb->len < SMC_HEADER_SIZE || skb->len > tp->max_packet_size) return (-1);
  1211. smctr_enable_16bit(dev);
  1212. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1213. if((fcb = smctr_get_tx_fcb(dev, NON_MAC_QUEUE, skb->len))
  1214. == (FCBlock *)(-1L))
  1215. {
  1216. smctr_disable_16bit(dev);
  1217. return (-1);
  1218. }
  1219. smctr_tx_move_frame(dev, skb,
  1220. (__u8 *)fcb->bdb_ptr->data_block_ptr, skb->len);
  1221. smctr_set_page(dev, (__u8 *)fcb);
  1222. smctr_trc_send_packet(dev, fcb, NON_MAC_QUEUE);
  1223. dev_kfree_skb(skb);
  1224. tstat->tx_packets++;
  1225. smctr_disable_16bit(dev);
  1226. }
  1227. return (0);
  1228. }
  1229. static int smctr_init_acbs(struct net_device *dev)
  1230. {
  1231. struct net_local *tp = netdev_priv(dev);
  1232. unsigned int i;
  1233. ACBlock *acb;
  1234. if(smctr_debug > 10)
  1235. printk(KERN_DEBUG "%s: smctr_init_acbs\n", dev->name);
  1236. acb = tp->acb_head;
  1237. acb->cmd_done_status = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1238. acb->cmd_info = ACB_CHAIN_END;
  1239. acb->cmd = 0;
  1240. acb->subcmd = 0;
  1241. acb->data_offset_lo = 0;
  1242. acb->data_offset_hi = 0;
  1243. acb->next_ptr
  1244. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1245. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1246. for(i = 1; i < tp->num_acbs; i++)
  1247. {
  1248. acb = acb->next_ptr;
  1249. acb->cmd_done_status
  1250. = (ACB_COMMAND_DONE | ACB_COMMAND_SUCCESSFUL);
  1251. acb->cmd_info = ACB_CHAIN_END;
  1252. acb->cmd = 0;
  1253. acb->subcmd = 0;
  1254. acb->data_offset_lo = 0;
  1255. acb->data_offset_hi = 0;
  1256. acb->next_ptr
  1257. = (ACBlock *)(((char *)acb) + sizeof(ACBlock));
  1258. acb->trc_next_ptr = TRC_POINTER(acb->next_ptr);
  1259. }
  1260. acb->next_ptr = tp->acb_head;
  1261. acb->trc_next_ptr = TRC_POINTER(tp->acb_head);
  1262. tp->acb_next = tp->acb_head->next_ptr;
  1263. tp->acb_curr = tp->acb_head->next_ptr;
  1264. tp->num_acbs_used = 0;
  1265. return (0);
  1266. }
  1267. static int smctr_init_adapter(struct net_device *dev)
  1268. {
  1269. struct net_local *tp = netdev_priv(dev);
  1270. int err;
  1271. if(smctr_debug > 10)
  1272. printk(KERN_DEBUG "%s: smctr_init_adapter\n", dev->name);
  1273. tp->status = CLOSED;
  1274. tp->page_offset_mask = (tp->ram_usable * 1024) - 1;
  1275. skb_queue_head_init(&tp->SendSkbQueue);
  1276. tp->QueueSkb = MAX_TX_QUEUE;
  1277. if(!(tp->group_address_0 & 0x0080))
  1278. tp->group_address_0 |= 0x00C0;
  1279. if(!(tp->functional_address_0 & 0x00C0))
  1280. tp->functional_address_0 |= 0x00C0;
  1281. tp->functional_address[0] &= 0xFF7F;
  1282. if(tp->authorized_function_classes == 0)
  1283. tp->authorized_function_classes = 0x7FFF;
  1284. if(tp->authorized_access_priority == 0)
  1285. tp->authorized_access_priority = 0x06;
  1286. smctr_disable_bic_int(dev);
  1287. smctr_set_trc_reset(dev->base_addr);
  1288. smctr_enable_16bit(dev);
  1289. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1290. if(smctr_checksum_firmware(dev))
  1291. {
  1292. printk(KERN_ERR "%s: Previously loaded firmware is missing\n",dev->name); return (-ENOENT);
  1293. }
  1294. if((err = smctr_ram_memory_test(dev)))
  1295. {
  1296. printk(KERN_ERR "%s: RAM memory test failed.\n", dev->name);
  1297. return (-EIO);
  1298. }
  1299. smctr_set_rx_look_ahead(dev);
  1300. smctr_load_node_addr(dev);
  1301. /* Initialize adapter for Internal Self Test. */
  1302. smctr_reset_adapter(dev);
  1303. if((err = smctr_init_card_real(dev)))
  1304. {
  1305. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1306. dev->name, err);
  1307. return (-EINVAL);
  1308. }
  1309. /* This routine clobbers the TRC's internal registers. */
  1310. if((err = smctr_internal_self_test(dev)))
  1311. {
  1312. printk(KERN_ERR "%s: Card failed internal self test (%d)\n",
  1313. dev->name, err);
  1314. return (-EINVAL);
  1315. }
  1316. /* Re-Initialize adapter's internal registers */
  1317. smctr_reset_adapter(dev);
  1318. if((err = smctr_init_card_real(dev)))
  1319. {
  1320. printk(KERN_ERR "%s: Initialization of card failed (%d)\n",
  1321. dev->name, err);
  1322. return (-EINVAL);
  1323. }
  1324. smctr_enable_bic_int(dev);
  1325. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  1326. return (err);
  1327. smctr_disable_16bit(dev);
  1328. return (0);
  1329. }
  1330. static int smctr_init_card_real(struct net_device *dev)
  1331. {
  1332. struct net_local *tp = netdev_priv(dev);
  1333. int err = 0;
  1334. if(smctr_debug > 10)
  1335. printk(KERN_DEBUG "%s: smctr_init_card_real\n", dev->name);
  1336. tp->sh_mem_used = 0;
  1337. tp->num_acbs = NUM_OF_ACBS;
  1338. /* Range Check Max Packet Size */
  1339. if(tp->max_packet_size < 256)
  1340. tp->max_packet_size = 256;
  1341. else
  1342. {
  1343. if(tp->max_packet_size > NON_MAC_TX_BUFFER_MEMORY)
  1344. tp->max_packet_size = NON_MAC_TX_BUFFER_MEMORY;
  1345. }
  1346. tp->num_of_tx_buffs = (NON_MAC_TX_BUFFER_MEMORY
  1347. / tp->max_packet_size) - 1;
  1348. if(tp->num_of_tx_buffs > NUM_NON_MAC_TX_FCBS)
  1349. tp->num_of_tx_buffs = NUM_NON_MAC_TX_FCBS;
  1350. else
  1351. {
  1352. if(tp->num_of_tx_buffs == 0)
  1353. tp->num_of_tx_buffs = 1;
  1354. }
  1355. /* Tx queue constants */
  1356. tp->num_tx_fcbs [BUG_QUEUE] = NUM_BUG_TX_FCBS;
  1357. tp->num_tx_bdbs [BUG_QUEUE] = NUM_BUG_TX_BDBS;
  1358. tp->tx_buff_size [BUG_QUEUE] = BUG_TX_BUFFER_MEMORY;
  1359. tp->tx_buff_used [BUG_QUEUE] = 0;
  1360. tp->tx_queue_status [BUG_QUEUE] = NOT_TRANSMITING;
  1361. tp->num_tx_fcbs [MAC_QUEUE] = NUM_MAC_TX_FCBS;
  1362. tp->num_tx_bdbs [MAC_QUEUE] = NUM_MAC_TX_BDBS;
  1363. tp->tx_buff_size [MAC_QUEUE] = MAC_TX_BUFFER_MEMORY;
  1364. tp->tx_buff_used [MAC_QUEUE] = 0;
  1365. tp->tx_queue_status [MAC_QUEUE] = NOT_TRANSMITING;
  1366. tp->num_tx_fcbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_FCBS;
  1367. tp->num_tx_bdbs [NON_MAC_QUEUE] = NUM_NON_MAC_TX_BDBS;
  1368. tp->tx_buff_size [NON_MAC_QUEUE] = NON_MAC_TX_BUFFER_MEMORY;
  1369. tp->tx_buff_used [NON_MAC_QUEUE] = 0;
  1370. tp->tx_queue_status [NON_MAC_QUEUE] = NOT_TRANSMITING;
  1371. /* Receive Queue Constants */
  1372. tp->num_rx_fcbs[MAC_QUEUE] = NUM_MAC_RX_FCBS;
  1373. tp->num_rx_bdbs[MAC_QUEUE] = NUM_MAC_RX_BDBS;
  1374. if(tp->extra_info & CHIP_REV_MASK)
  1375. tp->num_rx_fcbs[NON_MAC_QUEUE] = 78; /* 825 Rev. XE */
  1376. else
  1377. tp->num_rx_fcbs[NON_MAC_QUEUE] = 7; /* 825 Rev. XD */
  1378. tp->num_rx_bdbs[NON_MAC_QUEUE] = smctr_get_num_rx_bdbs(dev);
  1379. smctr_alloc_shared_memory(dev);
  1380. smctr_init_shared_memory(dev);
  1381. if((err = smctr_issue_init_timers_cmd(dev)))
  1382. return (err);
  1383. if((err = smctr_issue_init_txrx_cmd(dev)))
  1384. {
  1385. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  1386. return (err);
  1387. }
  1388. return (0);
  1389. }
  1390. static int smctr_init_rx_bdbs(struct net_device *dev)
  1391. {
  1392. struct net_local *tp = netdev_priv(dev);
  1393. unsigned int i, j;
  1394. BDBlock *bdb;
  1395. __u16 *buf;
  1396. if(smctr_debug > 10)
  1397. printk(KERN_DEBUG "%s: smctr_init_rx_bdbs\n", dev->name);
  1398. for(i = 0; i < NUM_RX_QS_USED; i++)
  1399. {
  1400. bdb = tp->rx_bdb_head[i];
  1401. buf = tp->rx_buff_head[i];
  1402. bdb->info = (BDB_CHAIN_END | BDB_NO_WARNING);
  1403. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1404. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1405. bdb->data_block_ptr = buf;
  1406. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1407. if(i == NON_MAC_QUEUE)
  1408. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1409. else
  1410. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1411. for(j = 1; j < tp->num_rx_bdbs[i]; j++)
  1412. {
  1413. bdb->next_ptr->back_ptr = bdb;
  1414. bdb = bdb->next_ptr;
  1415. buf = (__u16 *)((char *)buf + RX_DATA_BUFFER_SIZE);
  1416. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1417. bdb->buffer_length = RX_DATA_BUFFER_SIZE;
  1418. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1419. bdb->data_block_ptr = buf;
  1420. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1421. if(i == NON_MAC_QUEUE)
  1422. bdb->trc_data_block_ptr = RX_BUFF_TRC_POINTER(buf);
  1423. else
  1424. bdb->trc_data_block_ptr = TRC_POINTER(buf);
  1425. }
  1426. bdb->next_ptr = tp->rx_bdb_head[i];
  1427. bdb->trc_next_ptr = TRC_POINTER(tp->rx_bdb_head[i]);
  1428. tp->rx_bdb_head[i]->back_ptr = bdb;
  1429. tp->rx_bdb_curr[i] = tp->rx_bdb_head[i]->next_ptr;
  1430. }
  1431. return (0);
  1432. }
  1433. static int smctr_init_rx_fcbs(struct net_device *dev)
  1434. {
  1435. struct net_local *tp = netdev_priv(dev);
  1436. unsigned int i, j;
  1437. FCBlock *fcb;
  1438. for(i = 0; i < NUM_RX_QS_USED; i++)
  1439. {
  1440. fcb = tp->rx_fcb_head[i];
  1441. fcb->frame_status = 0;
  1442. fcb->frame_length = 0;
  1443. fcb->info = FCB_CHAIN_END;
  1444. fcb->next_ptr = (FCBlock *)(((char*)fcb) + sizeof(FCBlock));
  1445. if(i == NON_MAC_QUEUE)
  1446. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1447. else
  1448. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1449. for(j = 1; j < tp->num_rx_fcbs[i]; j++)
  1450. {
  1451. fcb->next_ptr->back_ptr = fcb;
  1452. fcb = fcb->next_ptr;
  1453. fcb->frame_status = 0;
  1454. fcb->frame_length = 0;
  1455. fcb->info = FCB_WARNING;
  1456. fcb->next_ptr
  1457. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1458. if(i == NON_MAC_QUEUE)
  1459. fcb->trc_next_ptr
  1460. = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1461. else
  1462. fcb->trc_next_ptr
  1463. = TRC_POINTER(fcb->next_ptr);
  1464. }
  1465. fcb->next_ptr = tp->rx_fcb_head[i];
  1466. if(i == NON_MAC_QUEUE)
  1467. fcb->trc_next_ptr = RX_FCB_TRC_POINTER(fcb->next_ptr);
  1468. else
  1469. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1470. tp->rx_fcb_head[i]->back_ptr = fcb;
  1471. tp->rx_fcb_curr[i] = tp->rx_fcb_head[i]->next_ptr;
  1472. }
  1473. return(0);
  1474. }
  1475. static int smctr_init_shared_memory(struct net_device *dev)
  1476. {
  1477. struct net_local *tp = netdev_priv(dev);
  1478. unsigned int i;
  1479. __u32 *iscpb;
  1480. if(smctr_debug > 10)
  1481. printk(KERN_DEBUG "%s: smctr_init_shared_memory\n", dev->name);
  1482. smctr_set_page(dev, (__u8 *)(unsigned int)tp->iscpb_ptr);
  1483. /* Initialize Initial System Configuration Point. (ISCP) */
  1484. iscpb = (__u32 *)PAGE_POINTER(&tp->iscpb_ptr->trc_scgb_ptr);
  1485. *iscpb = (__u32)(SWAP_WORDS(TRC_POINTER(tp->scgb_ptr)));
  1486. smctr_set_page(dev, (__u8 *)tp->ram_access);
  1487. /* Initialize System Configuration Pointers. (SCP) */
  1488. tp->scgb_ptr->config = (SCGB_ADDRESS_POINTER_FORMAT
  1489. | SCGB_MULTI_WORD_CONTROL | SCGB_DATA_FORMAT
  1490. | SCGB_BURST_LENGTH);
  1491. tp->scgb_ptr->trc_sclb_ptr = TRC_POINTER(tp->sclb_ptr);
  1492. tp->scgb_ptr->trc_acb_ptr = TRC_POINTER(tp->acb_head);
  1493. tp->scgb_ptr->trc_isb_ptr = TRC_POINTER(tp->isb_ptr);
  1494. tp->scgb_ptr->isbsiz = (sizeof(ISBlock)) - 2;
  1495. /* Initialize System Control Block. (SCB) */
  1496. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_NOP;
  1497. tp->sclb_ptr->iack_code = 0;
  1498. tp->sclb_ptr->resume_control = 0;
  1499. tp->sclb_ptr->int_mask_control = 0;
  1500. tp->sclb_ptr->int_mask_state = 0;
  1501. /* Initialize Interrupt Status Block. (ISB) */
  1502. for(i = 0; i < NUM_OF_INTERRUPTS; i++)
  1503. {
  1504. tp->isb_ptr->IStatus[i].IType = 0xf0;
  1505. tp->isb_ptr->IStatus[i].ISubtype = 0;
  1506. }
  1507. tp->current_isb_index = 0;
  1508. /* Initialize Action Command Block. (ACB) */
  1509. smctr_init_acbs(dev);
  1510. /* Initialize transmit FCB's and BDB's. */
  1511. smctr_link_tx_fcbs_to_bdbs(dev);
  1512. smctr_init_tx_bdbs(dev);
  1513. smctr_init_tx_fcbs(dev);
  1514. /* Initialize receive FCB's and BDB's. */
  1515. smctr_init_rx_bdbs(dev);
  1516. smctr_init_rx_fcbs(dev);
  1517. return (0);
  1518. }
  1519. static int smctr_init_tx_bdbs(struct net_device *dev)
  1520. {
  1521. struct net_local *tp = netdev_priv(dev);
  1522. unsigned int i, j;
  1523. BDBlock *bdb;
  1524. for(i = 0; i < NUM_TX_QS_USED; i++)
  1525. {
  1526. bdb = tp->tx_bdb_head[i];
  1527. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1528. bdb->next_ptr = (BDBlock *)(((char *)bdb) + sizeof(BDBlock));
  1529. bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1530. for(j = 1; j < tp->num_tx_bdbs[i]; j++)
  1531. {
  1532. bdb->next_ptr->back_ptr = bdb;
  1533. bdb = bdb->next_ptr;
  1534. bdb->info = (BDB_NOT_CHAIN_END | BDB_NO_WARNING);
  1535. bdb->next_ptr
  1536. = (BDBlock *)(((char *)bdb) + sizeof( BDBlock)); bdb->trc_next_ptr = TRC_POINTER(bdb->next_ptr);
  1537. }
  1538. bdb->next_ptr = tp->tx_bdb_head[i];
  1539. bdb->trc_next_ptr = TRC_POINTER(tp->tx_bdb_head[i]);
  1540. tp->tx_bdb_head[i]->back_ptr = bdb;
  1541. }
  1542. return (0);
  1543. }
  1544. static int smctr_init_tx_fcbs(struct net_device *dev)
  1545. {
  1546. struct net_local *tp = netdev_priv(dev);
  1547. unsigned int i, j;
  1548. FCBlock *fcb;
  1549. for(i = 0; i < NUM_TX_QS_USED; i++)
  1550. {
  1551. fcb = tp->tx_fcb_head[i];
  1552. fcb->frame_status = 0;
  1553. fcb->frame_length = 0;
  1554. fcb->info = FCB_CHAIN_END;
  1555. fcb->next_ptr = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1556. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1557. for(j = 1; j < tp->num_tx_fcbs[i]; j++)
  1558. {
  1559. fcb->next_ptr->back_ptr = fcb;
  1560. fcb = fcb->next_ptr;
  1561. fcb->frame_status = 0;
  1562. fcb->frame_length = 0;
  1563. fcb->info = FCB_CHAIN_END;
  1564. fcb->next_ptr
  1565. = (FCBlock *)(((char *)fcb) + sizeof(FCBlock));
  1566. fcb->trc_next_ptr = TRC_POINTER(fcb->next_ptr);
  1567. }
  1568. fcb->next_ptr = tp->tx_fcb_head[i];
  1569. fcb->trc_next_ptr = TRC_POINTER(tp->tx_fcb_head[i]);
  1570. tp->tx_fcb_head[i]->back_ptr = fcb;
  1571. tp->tx_fcb_end[i] = tp->tx_fcb_head[i]->next_ptr;
  1572. tp->tx_fcb_curr[i] = tp->tx_fcb_head[i]->next_ptr;
  1573. tp->num_tx_fcbs_used[i] = 0;
  1574. }
  1575. return (0);
  1576. }
  1577. static int smctr_internal_self_test(struct net_device *dev)
  1578. {
  1579. struct net_local *tp = netdev_priv(dev);
  1580. int err;
  1581. if((err = smctr_issue_test_internal_rom_cmd(dev)))
  1582. return (err);
  1583. if((err = smctr_wait_cmd(dev)))
  1584. return (err);
  1585. if(tp->acb_head->cmd_done_status & 0xff)
  1586. return (-1);
  1587. if((err = smctr_issue_test_hic_cmd(dev)))
  1588. return (err);
  1589. if((err = smctr_wait_cmd(dev)))
  1590. return (err);
  1591. if(tp->acb_head->cmd_done_status & 0xff)
  1592. return (-1);
  1593. if((err = smctr_issue_test_mac_reg_cmd(dev)))
  1594. return (err);
  1595. if((err = smctr_wait_cmd(dev)))
  1596. return (err);
  1597. if(tp->acb_head->cmd_done_status & 0xff)
  1598. return (-1);
  1599. return (0);
  1600. }
  1601. /*
  1602. * The typical workload of the driver: Handle the network interface interrupts.
  1603. */
  1604. static irqreturn_t smctr_interrupt(int irq, void *dev_id)
  1605. {
  1606. struct net_device *dev = dev_id;
  1607. struct net_local *tp;
  1608. int ioaddr;
  1609. __u16 interrupt_unmask_bits = 0, interrupt_ack_code = 0xff00;
  1610. __u16 err1, err = NOT_MY_INTERRUPT;
  1611. __u8 isb_type, isb_subtype;
  1612. __u16 isb_index;
  1613. ioaddr = dev->base_addr;
  1614. tp = netdev_priv(dev);
  1615. if(tp->status == NOT_INITIALIZED)
  1616. return IRQ_NONE;
  1617. spin_lock(&tp->lock);
  1618. smctr_disable_bic_int(dev);
  1619. smctr_enable_16bit(dev);
  1620. smctr_clear_int(dev);
  1621. /* First read the LSB */
  1622. while((tp->isb_ptr->IStatus[tp->current_isb_index].IType & 0xf0) == 0)
  1623. {
  1624. isb_index = tp->current_isb_index;
  1625. isb_type = tp->isb_ptr->IStatus[isb_index].IType;
  1626. isb_subtype = tp->isb_ptr->IStatus[isb_index].ISubtype;
  1627. (tp->current_isb_index)++;
  1628. if(tp->current_isb_index == NUM_OF_INTERRUPTS)
  1629. tp->current_isb_index = 0;
  1630. if(isb_type >= 0x10)
  1631. {
  1632. smctr_disable_16bit(dev);
  1633. spin_unlock(&tp->lock);
  1634. return IRQ_HANDLED;
  1635. }
  1636. err = HARDWARE_FAILED;
  1637. interrupt_ack_code = isb_index;
  1638. tp->isb_ptr->IStatus[isb_index].IType |= 0xf0;
  1639. interrupt_unmask_bits |= (1 << (__u16)isb_type);
  1640. switch(isb_type)
  1641. {
  1642. case ISB_IMC_MAC_TYPE_3:
  1643. smctr_disable_16bit(dev);
  1644. switch(isb_subtype)
  1645. {
  1646. case 0:
  1647. tp->monitor_state = MS_MONITOR_FSM_INACTIVE;
  1648. break;
  1649. case 1:
  1650. tp->monitor_state = MS_REPEAT_BEACON_STATE;
  1651. break;
  1652. case 2:
  1653. tp->monitor_state = MS_REPEAT_CLAIM_TOKEN_STATE;
  1654. break;
  1655. case 3:
  1656. tp->monitor_state = MS_TRANSMIT_CLAIM_TOKEN_STATE; break;
  1657. case 4:
  1658. tp->monitor_state = MS_STANDBY_MONITOR_STATE;
  1659. break;
  1660. case 5:
  1661. tp->monitor_state = MS_TRANSMIT_BEACON_STATE;
  1662. break;
  1663. case 6:
  1664. tp->monitor_state = MS_ACTIVE_MONITOR_STATE;
  1665. break;
  1666. case 7:
  1667. tp->monitor_state = MS_TRANSMIT_RING_PURGE_STATE;
  1668. break;
  1669. case 8: /* diagnostic state */
  1670. break;
  1671. case 9:
  1672. tp->monitor_state = MS_BEACON_TEST_STATE;
  1673. if(smctr_lobe_media_test(dev))
  1674. {
  1675. tp->ring_status_flags = RING_STATUS_CHANGED;
  1676. tp->ring_status = AUTO_REMOVAL_ERROR;
  1677. smctr_ring_status_chg(dev);
  1678. smctr_bypass_state(dev);
  1679. }
  1680. else
  1681. smctr_issue_insert_cmd(dev);
  1682. break;
  1683. /* case 0x0a-0xff, illegal states */
  1684. default:
  1685. break;
  1686. }
  1687. tp->ring_status_flags = MONITOR_STATE_CHANGED;
  1688. err = smctr_ring_status_chg(dev);
  1689. smctr_enable_16bit(dev);
  1690. break;
  1691. /* Type 0x02 - MAC Error Counters Interrupt
  1692. * One or more MAC Error Counter is half full
  1693. * MAC Error Counters
  1694. * Lost_FR_Error_Counter
  1695. * RCV_Congestion_Counter
  1696. * FR_copied_Error_Counter
  1697. * FREQ_Error_Counter
  1698. * Token_Error_Counter
  1699. * Line_Error_Counter
  1700. * Internal_Error_Count
  1701. */
  1702. case ISB_IMC_MAC_ERROR_COUNTERS:
  1703. /* Read 802.5 Error Counters */
  1704. err = smctr_issue_read_ring_status_cmd(dev);
  1705. break;
  1706. /* Type 0x04 - MAC Type 2 Interrupt
  1707. * HOST needs to enqueue MAC Frame for transmission
  1708. * SubType Bit 15 - RQ_INIT_PDU( Request Initialization) * Changed from RQ_INIT_PDU to
  1709. * TRC_Status_Changed_Indicate
  1710. */
  1711. case ISB_IMC_MAC_TYPE_2:
  1712. err = smctr_issue_read_ring_status_cmd(dev);
  1713. break;
  1714. /* Type 0x05 - TX Frame Interrupt (FI). */
  1715. case ISB_IMC_TX_FRAME:
  1716. /* BUG QUEUE for TRC stuck receive BUG */
  1717. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1718. {
  1719. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1720. break;
  1721. }
  1722. /* NON-MAC frames only */
  1723. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1724. {
  1725. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1726. break;
  1727. }
  1728. /* MAC frames only */
  1729. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1730. err = smctr_tx_complete(dev, MAC_QUEUE); break;
  1731. /* Type 0x06 - TX END OF QUEUE (FE) */
  1732. case ISB_IMC_END_OF_TX_QUEUE:
  1733. /* BUG queue */
  1734. if(isb_subtype & TX_PENDING_PRIORITY_2)
  1735. {
  1736. /* ok to clear Receive FIFO overrun
  1737. * imask send_BUG now completes.
  1738. */
  1739. interrupt_unmask_bits |= 0x800;
  1740. tp->tx_queue_status[BUG_QUEUE] = NOT_TRANSMITING;
  1741. if((err = smctr_tx_complete(dev, BUG_QUEUE)) != SUCCESS)
  1742. break;
  1743. if((err = smctr_restart_tx_chain(dev, BUG_QUEUE)) != SUCCESS)
  1744. break;
  1745. }
  1746. /* NON-MAC queue only */
  1747. if(isb_subtype & TX_PENDING_PRIORITY_1)
  1748. {
  1749. tp->tx_queue_status[NON_MAC_QUEUE] = NOT_TRANSMITING;
  1750. if((err = smctr_tx_complete(dev, NON_MAC_QUEUE)) != SUCCESS)
  1751. break;
  1752. if((err = smctr_restart_tx_chain(dev, NON_MAC_QUEUE)) != SUCCESS)
  1753. break;
  1754. }
  1755. /* MAC queue only */
  1756. if(isb_subtype & TX_PENDING_PRIORITY_0)
  1757. {
  1758. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  1759. if((err = smctr_tx_complete(dev, MAC_QUEUE)) != SUCCESS)
  1760. break;
  1761. err = smctr_restart_tx_chain(dev, MAC_QUEUE);
  1762. }
  1763. break;
  1764. /* Type 0x07 - NON-MAC RX Resource Interrupt
  1765. * Subtype bit 12 - (BW) BDB warning
  1766. * Subtype bit 13 - (FW) FCB warning
  1767. * Subtype bit 14 - (BE) BDB End of chain
  1768. * Subtype bit 15 - (FE) FCB End of chain
  1769. */
  1770. case ISB_IMC_NON_MAC_RX_RESOURCE:
  1771. tp->rx_fifo_overrun_count = 0;
  1772. tp->receive_queue_number = NON_MAC_QUEUE;
  1773. err1 = smctr_rx_frame(dev);
  1774. if(isb_subtype & NON_MAC_RX_RESOURCE_FE)
  1775. {
  1776. if((err = smctr_issue_resume_rx_fcb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1777. if(tp->ptr_rx_fcb_overruns)
  1778. (*tp->ptr_rx_fcb_overruns)++;
  1779. }
  1780. if(isb_subtype & NON_MAC_RX_RESOURCE_BE)
  1781. {
  1782. if((err = smctr_issue_resume_rx_bdb_cmd( dev, NON_MAC_QUEUE)) != SUCCESS) break;
  1783. if(tp->ptr_rx_bdb_overruns)
  1784. (*tp->ptr_rx_bdb_overruns)++;
  1785. }
  1786. err = err1;
  1787. break;
  1788. /* Type 0x08 - MAC RX Resource Interrupt
  1789. * Subtype bit 12 - (BW) BDB warning
  1790. * Subtype bit 13 - (FW) FCB warning
  1791. * Subtype bit 14 - (BE) BDB End of chain
  1792. * Subtype bit 15 - (FE) FCB End of chain
  1793. */
  1794. case ISB_IMC_MAC_RX_RESOURCE:
  1795. tp->receive_queue_number = MAC_QUEUE;
  1796. err1 = smctr_rx_frame(dev);
  1797. if(isb_subtype & MAC_RX_RESOURCE_FE)
  1798. {
  1799. if((err = smctr_issue_resume_rx_fcb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1800. break;
  1801. if(tp->ptr_rx_fcb_overruns)
  1802. (*tp->ptr_rx_fcb_overruns)++;
  1803. }
  1804. if(isb_subtype & MAC_RX_RESOURCE_BE)
  1805. {
  1806. if((err = smctr_issue_resume_rx_bdb_cmd( dev, MAC_QUEUE)) != SUCCESS)
  1807. break;
  1808. if(tp->ptr_rx_bdb_overruns)
  1809. (*tp->ptr_rx_bdb_overruns)++;
  1810. }
  1811. err = err1;
  1812. break;
  1813. /* Type 0x09 - NON_MAC RX Frame Interrupt */
  1814. case ISB_IMC_NON_MAC_RX_FRAME:
  1815. tp->rx_fifo_overrun_count = 0;
  1816. tp->receive_queue_number = NON_MAC_QUEUE;
  1817. err = smctr_rx_frame(dev);
  1818. break;
  1819. /* Type 0x0A - MAC RX Frame Interrupt */
  1820. case ISB_IMC_MAC_RX_FRAME:
  1821. tp->receive_queue_number = MAC_QUEUE;
  1822. err = smctr_rx_frame(dev);
  1823. break;
  1824. /* Type 0x0B - TRC status
  1825. * TRC has encountered an error condition
  1826. * subtype bit 14 - transmit FIFO underrun
  1827. * subtype bit 15 - receive FIFO overrun
  1828. */
  1829. case ISB_IMC_TRC_FIFO_STATUS:
  1830. if(isb_subtype & TRC_FIFO_STATUS_TX_UNDERRUN)
  1831. {
  1832. if(tp->ptr_tx_fifo_underruns)
  1833. (*tp->ptr_tx_fifo_underruns)++;
  1834. }
  1835. if(isb_subtype & TRC_FIFO_STATUS_RX_OVERRUN)
  1836. {
  1837. /* update overrun stuck receive counter
  1838. * if >= 3, has to clear it by sending
  1839. * back to back frames. We pick
  1840. * DAT(duplicate address MAC frame)
  1841. */
  1842. tp->rx_fifo_overrun_count++;
  1843. if(tp->rx_fifo_overrun_count >= 3)
  1844. {
  1845. tp->rx_fifo_overrun_count = 0;
  1846. /* delay clearing fifo overrun
  1847. * imask till send_BUG tx
  1848. * complete posted
  1849. */
  1850. interrupt_unmask_bits &= (~0x800);
  1851. printk(KERN_CRIT "Jay please send bug\n");// smctr_send_bug(dev);
  1852. }
  1853. if(tp->ptr_rx_fifo_overruns)
  1854. (*tp->ptr_rx_fifo_overruns)++;
  1855. }
  1856. err = SUCCESS;
  1857. break;
  1858. /* Type 0x0C - Action Command Status Interrupt
  1859. * Subtype bit 14 - CB end of command chain (CE)
  1860. * Subtype bit 15 - CB command interrupt (CI)
  1861. */
  1862. case ISB_IMC_COMMAND_STATUS:
  1863. err = SUCCESS;
  1864. if(tp->acb_head->cmd == ACB_CMD_HIC_NOP)
  1865. {
  1866. printk(KERN_ERR "i1\n");
  1867. smctr_disable_16bit(dev);
  1868. /* XXXXXXXXXXXXXXXXX */
  1869. /* err = UM_Interrupt(dev); */
  1870. smctr_enable_16bit(dev);
  1871. }
  1872. else
  1873. {
  1874. if((tp->acb_head->cmd
  1875. == ACB_CMD_READ_TRC_STATUS)
  1876. && (tp->acb_head->subcmd
  1877. == RW_TRC_STATUS_BLOCK))
  1878. {
  1879. if(tp->ptr_bcn_type != 0)
  1880. {
  1881. *(tp->ptr_bcn_type)
  1882. = (__u32)((SBlock *)tp->misc_command_data)->BCN_Type;
  1883. }
  1884. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & ERROR_COUNTERS_CHANGED)
  1885. {
  1886. smctr_update_err_stats(dev);
  1887. }
  1888. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & TI_NDIS_RING_STATUS_CHANGED)
  1889. {
  1890. tp->ring_status
  1891. = ((SBlock*)tp->misc_command_data)->TI_NDIS_Ring_Status;
  1892. smctr_disable_16bit(dev);
  1893. err = smctr_ring_status_chg(dev);
  1894. smctr_enable_16bit(dev);
  1895. if((tp->ring_status & REMOVE_RECEIVED)
  1896. && (tp->config_word0 & NO_AUTOREMOVE))
  1897. {
  1898. smctr_issue_remove_cmd(dev);
  1899. }
  1900. if(err != SUCCESS)
  1901. {
  1902. tp->acb_pending = 0;
  1903. break;
  1904. }
  1905. }
  1906. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & UNA_CHANGED)
  1907. {
  1908. if(tp->ptr_una)
  1909. {
  1910. tp->ptr_una[0] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[0]);
  1911. tp->ptr_una[1] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[1]);
  1912. tp->ptr_una[2] = SWAP_BYTES(((SBlock *)tp->misc_command_data)->UNA[2]);
  1913. }
  1914. }
  1915. if(((SBlock *)tp->misc_command_data)->Status_CHG_Indicate & READY_TO_SEND_RQ_INIT) {
  1916. err = smctr_send_rq_init(dev);
  1917. }
  1918. }
  1919. }
  1920. tp->acb_pending = 0;
  1921. break;
  1922. /* Type 0x0D - MAC Type 1 interrupt
  1923. * Subtype -- 00 FR_BCN received at S12
  1924. * 01 FR_BCN received at S21
  1925. * 02 FR_DAT(DA=MA, A<>0) received at S21
  1926. * 03 TSM_EXP at S21
  1927. * 04 FR_REMOVE received at S42
  1928. * 05 TBR_EXP, BR_FLAG_SET at S42
  1929. * 06 TBT_EXP at S53
  1930. */
  1931. case ISB_IMC_MAC_TYPE_1:
  1932. if(isb_subtype > 8)
  1933. {
  1934. err = HARDWARE_FAILED;
  1935. break;
  1936. }
  1937. err = SUCCESS;
  1938. switch(isb_subtype)
  1939. {
  1940. case 0:
  1941. tp->join_state = JS_BYPASS_STATE;
  1942. if(tp->status != CLOSED)
  1943. {
  1944. tp->status = CLOSED;
  1945. err = smctr_status_chg(dev);
  1946. }
  1947. break;
  1948. case 1:
  1949. tp->join_state = JS_LOBE_TEST_STATE;
  1950. break;
  1951. case 2:
  1952. tp->join_state = JS_DETECT_MONITOR_PRESENT_STATE;
  1953. break;
  1954. case 3:
  1955. tp->join_state = JS_AWAIT_NEW_MONITOR_STATE;
  1956. break;
  1957. case 4:
  1958. tp->join_state = JS_DUPLICATE_ADDRESS_TEST_STATE;
  1959. break;
  1960. case 5:
  1961. tp->join_state = JS_NEIGHBOR_NOTIFICATION_STATE;
  1962. break;
  1963. case 6:
  1964. tp->join_state = JS_REQUEST_INITIALIZATION_STATE;
  1965. break;
  1966. case 7:
  1967. tp->join_state = JS_JOIN_COMPLETE_STATE;
  1968. tp->status = OPEN;
  1969. err = smctr_status_chg(dev);
  1970. break;
  1971. case 8:
  1972. tp->join_state = JS_BYPASS_WAIT_STATE;
  1973. break;
  1974. }
  1975. break ;
  1976. /* Type 0x0E - TRC Initialization Sequence Interrupt
  1977. * Subtype -- 00-FF Initializatin sequence complete
  1978. */
  1979. case ISB_IMC_TRC_INTRNL_TST_STATUS:
  1980. tp->status = INITIALIZED;
  1981. smctr_disable_16bit(dev);
  1982. err = smctr_status_chg(dev);
  1983. smctr_enable_16bit(dev);
  1984. break;
  1985. /* other interrupt types, illegal */
  1986. default:
  1987. break;
  1988. }
  1989. if(err != SUCCESS)
  1990. break;
  1991. }
  1992. /* Checking the ack code instead of the unmask bits here is because :
  1993. * while fixing the stuck receive, DAT frame are sent and mask off
  1994. * FIFO overrun interrupt temporarily (interrupt_unmask_bits = 0)
  1995. * but we still want to issue ack to ISB
  1996. */
  1997. if(!(interrupt_ack_code & 0xff00))
  1998. smctr_issue_int_ack(dev, interrupt_ack_code, interrupt_unmask_bits);
  1999. smctr_disable_16bit(dev);
  2000. smctr_enable_bic_int(dev);
  2001. spin_unlock(&tp->lock);
  2002. return IRQ_HANDLED;
  2003. }
  2004. static int smctr_issue_enable_int_cmd(struct net_device *dev,
  2005. __u16 interrupt_enable_mask)
  2006. {
  2007. struct net_local *tp = netdev_priv(dev);
  2008. int err;
  2009. if((err = smctr_wait_while_cbusy(dev)))
  2010. return (err);
  2011. tp->sclb_ptr->int_mask_control = interrupt_enable_mask;
  2012. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2013. smctr_set_ctrl_attention(dev);
  2014. return (0);
  2015. }
  2016. static int smctr_issue_int_ack(struct net_device *dev, __u16 iack_code, __u16 ibits)
  2017. {
  2018. struct net_local *tp = netdev_priv(dev);
  2019. if(smctr_wait_while_cbusy(dev))
  2020. return (-1);
  2021. tp->sclb_ptr->int_mask_control = ibits;
  2022. tp->sclb_ptr->iack_code = iack_code << 1; /* use the offset from base */ tp->sclb_ptr->resume_control = 0;
  2023. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_IACK_CODE_VALID | SCLB_CMD_CLEAR_INTERRUPT_MASK;
  2024. smctr_set_ctrl_attention(dev);
  2025. return (0);
  2026. }
  2027. static int smctr_issue_init_timers_cmd(struct net_device *dev)
  2028. {
  2029. struct net_local *tp = netdev_priv(dev);
  2030. unsigned int i;
  2031. int err;
  2032. __u16 *pTimer_Struc = (__u16 *)tp->misc_command_data;
  2033. if((err = smctr_wait_while_cbusy(dev)))
  2034. return (err);
  2035. if((err = smctr_wait_cmd(dev)))
  2036. return (err);
  2037. tp->config_word0 = THDREN | DMA_TRIGGER | USETPT | NO_AUTOREMOVE;
  2038. tp->config_word1 = 0;
  2039. if((tp->media_type == MEDIA_STP_16)
  2040. || (tp->media_type == MEDIA_UTP_16)
  2041. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2042. {
  2043. tp->config_word0 |= FREQ_16MB_BIT;
  2044. }
  2045. if(tp->mode_bits & EARLY_TOKEN_REL)
  2046. tp->config_word0 |= ETREN;
  2047. if(tp->mode_bits & LOOPING_MODE_MASK)
  2048. tp->config_word0 |= RX_OWN_BIT;
  2049. else
  2050. tp->config_word0 &= ~RX_OWN_BIT;
  2051. if(tp->receive_mask & PROMISCUOUS_MODE)
  2052. tp->config_word0 |= PROMISCUOUS_BIT;
  2053. else
  2054. tp->config_word0 &= ~PROMISCUOUS_BIT;
  2055. if(tp->receive_mask & ACCEPT_ERR_PACKETS)
  2056. tp->config_word0 |= SAVBAD_BIT;
  2057. else
  2058. tp->config_word0 &= ~SAVBAD_BIT;
  2059. if(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  2060. tp->config_word0 |= RXATMAC;
  2061. else
  2062. tp->config_word0 &= ~RXATMAC;
  2063. if(tp->receive_mask & ACCEPT_MULTI_PROM)
  2064. tp->config_word1 |= MULTICAST_ADDRESS_BIT;
  2065. else
  2066. tp->config_word1 &= ~MULTICAST_ADDRESS_BIT;
  2067. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING_SPANNING)
  2068. tp->config_word1 |= SOURCE_ROUTING_SPANNING_BITS;
  2069. else
  2070. {
  2071. if(tp->receive_mask & ACCEPT_SOURCE_ROUTING)
  2072. tp->config_word1 |= SOURCE_ROUTING_EXPLORER_BIT;
  2073. else
  2074. tp->config_word1 &= ~SOURCE_ROUTING_SPANNING_BITS;
  2075. }
  2076. if((tp->media_type == MEDIA_STP_16)
  2077. || (tp->media_type == MEDIA_UTP_16)
  2078. || (tp->media_type == MEDIA_STP_16_UTP_16))
  2079. {
  2080. tp->config_word1 |= INTERFRAME_SPACING_16;
  2081. }
  2082. else
  2083. tp->config_word1 |= INTERFRAME_SPACING_4;
  2084. *pTimer_Struc++ = tp->config_word0;
  2085. *pTimer_Struc++ = tp->config_word1;
  2086. if((tp->media_type == MEDIA_STP_4)
  2087. || (tp->media_type == MEDIA_UTP_4)
  2088. || (tp->media_type == MEDIA_STP_4_UTP_4))
  2089. {
  2090. *pTimer_Struc++ = 0x00FA; /* prescale */
  2091. *pTimer_Struc++ = 0x2710; /* TPT_limit */
  2092. *pTimer_Struc++ = 0x2710; /* TQP_limit */
  2093. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2094. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2095. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2096. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2097. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2098. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2099. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2100. *pTimer_Struc++ = 0x1162; /* THT_limit */
  2101. *pTimer_Struc++ = 0x07D0; /* TRR_limit */
  2102. *pTimer_Struc++ = 0x1388; /* TVX_limit */
  2103. *pTimer_Struc++ = 0x0000; /* reserved */
  2104. }
  2105. else
  2106. {
  2107. *pTimer_Struc++ = 0x03E8; /* prescale */
  2108. *pTimer_Struc++ = 0x9C40; /* TPT_limit */
  2109. *pTimer_Struc++ = 0x9C40; /* TQP_limit */
  2110. *pTimer_Struc++ = 0x0A28; /* TNT_limit */
  2111. *pTimer_Struc++ = 0x3E80; /* TBT_limit */
  2112. *pTimer_Struc++ = 0x3A98; /* TSM_limit */
  2113. *pTimer_Struc++ = 0x1B58; /* TAM_limit */
  2114. *pTimer_Struc++ = 0x00C8; /* TBR_limit */
  2115. *pTimer_Struc++ = 0x07D0; /* TER_limit */
  2116. *pTimer_Struc++ = 0x000A; /* TGT_limit */
  2117. *pTimer_Struc++ = 0x4588; /* THT_limit */
  2118. *pTimer_Struc++ = 0x1F40; /* TRR_limit */
  2119. *pTimer_Struc++ = 0x4E20; /* TVX_limit */
  2120. *pTimer_Struc++ = 0x0000; /* reserved */
  2121. }
  2122. /* Set node address. */
  2123. *pTimer_Struc++ = dev->dev_addr[0] << 8
  2124. | (dev->dev_addr[1] & 0xFF);
  2125. *pTimer_Struc++ = dev->dev_addr[2] << 8
  2126. | (dev->dev_addr[3] & 0xFF);
  2127. *pTimer_Struc++ = dev->dev_addr[4] << 8
  2128. | (dev->dev_addr[5] & 0xFF);
  2129. /* Set group address. */
  2130. *pTimer_Struc++ = tp->group_address_0 << 8
  2131. | tp->group_address_0 >> 8;
  2132. *pTimer_Struc++ = tp->group_address[0] << 8
  2133. | tp->group_address[0] >> 8;
  2134. *pTimer_Struc++ = tp->group_address[1] << 8
  2135. | tp->group_address[1] >> 8;
  2136. /* Set functional address. */
  2137. *pTimer_Struc++ = tp->functional_address_0 << 8
  2138. | tp->functional_address_0 >> 8;
  2139. *pTimer_Struc++ = tp->functional_address[0] << 8
  2140. | tp->functional_address[0] >> 8;
  2141. *pTimer_Struc++ = tp->functional_address[1] << 8
  2142. | tp->functional_address[1] >> 8;
  2143. /* Set Bit-Wise group address. */
  2144. *pTimer_Struc++ = tp->bitwise_group_address[0] << 8
  2145. | tp->bitwise_group_address[0] >> 8;
  2146. *pTimer_Struc++ = tp->bitwise_group_address[1] << 8
  2147. | tp->bitwise_group_address[1] >> 8;
  2148. /* Set ring number address. */
  2149. *pTimer_Struc++ = tp->source_ring_number;
  2150. *pTimer_Struc++ = tp->target_ring_number;
  2151. /* Physical drop number. */
  2152. *pTimer_Struc++ = (unsigned short)0;
  2153. *pTimer_Struc++ = (unsigned short)0;
  2154. /* Product instance ID. */
  2155. for(i = 0; i < 9; i++)
  2156. *pTimer_Struc++ = (unsigned short)0;
  2157. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TRC_TIMERS, 0);
  2158. return (err);
  2159. }
  2160. static int smctr_issue_init_txrx_cmd(struct net_device *dev)
  2161. {
  2162. struct net_local *tp = netdev_priv(dev);
  2163. unsigned int i;
  2164. int err;
  2165. void **txrx_ptrs = (void *)tp->misc_command_data;
  2166. if((err = smctr_wait_while_cbusy(dev)))
  2167. return (err);
  2168. if((err = smctr_wait_cmd(dev)))
  2169. {
  2170. printk(KERN_ERR "%s: Hardware failure\n", dev->name);
  2171. return (err);
  2172. }
  2173. /* Initialize Transmit Queue Pointers that are used, to point to
  2174. * a single FCB.
  2175. */
  2176. for(i = 0; i < NUM_TX_QS_USED; i++)
  2177. *txrx_ptrs++ = (void *)TRC_POINTER(tp->tx_fcb_head[i]);
  2178. /* Initialize Transmit Queue Pointers that are NOT used to ZERO. */
  2179. for(; i < MAX_TX_QS; i++)
  2180. *txrx_ptrs++ = (void *)0;
  2181. /* Initialize Receive Queue Pointers (MAC and Non-MAC) that are
  2182. * used, to point to a single FCB and a BDB chain of buffers.
  2183. */
  2184. for(i = 0; i < NUM_RX_QS_USED; i++)
  2185. {
  2186. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_fcb_head[i]);
  2187. *txrx_ptrs++ = (void *)TRC_POINTER(tp->rx_bdb_head[i]);
  2188. }
  2189. /* Initialize Receive Queue Pointers that are NOT used to ZERO. */
  2190. for(; i < MAX_RX_QS; i++)
  2191. {
  2192. *txrx_ptrs++ = (void *)0;
  2193. *txrx_ptrs++ = (void *)0;
  2194. }
  2195. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_INIT_TX_RX, 0);
  2196. return (err);
  2197. }
  2198. static int smctr_issue_insert_cmd(struct net_device *dev)
  2199. {
  2200. int err;
  2201. err = smctr_setup_single_cmd(dev, ACB_CMD_INSERT, ACB_SUB_CMD_NOP);
  2202. return (err);
  2203. }
  2204. static int smctr_issue_read_ring_status_cmd(struct net_device *dev)
  2205. {
  2206. int err;
  2207. if((err = smctr_wait_while_cbusy(dev)))
  2208. return (err);
  2209. if((err = smctr_wait_cmd(dev)))
  2210. return (err);
  2211. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_READ_TRC_STATUS,
  2212. RW_TRC_STATUS_BLOCK);
  2213. return (err);
  2214. }
  2215. static int smctr_issue_read_word_cmd(struct net_device *dev, __u16 aword_cnt)
  2216. {
  2217. int err;
  2218. if((err = smctr_wait_while_cbusy(dev)))
  2219. return (err);
  2220. if((err = smctr_wait_cmd(dev)))
  2221. return (err);
  2222. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_READ_VALUE,
  2223. aword_cnt);
  2224. return (err);
  2225. }
  2226. static int smctr_issue_remove_cmd(struct net_device *dev)
  2227. {
  2228. struct net_local *tp = netdev_priv(dev);
  2229. int err;
  2230. if((err = smctr_wait_while_cbusy(dev)))
  2231. return (err);
  2232. tp->sclb_ptr->resume_control = 0;
  2233. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_CMD_REMOVE;
  2234. smctr_set_ctrl_attention(dev);
  2235. return (0);
  2236. }
  2237. static int smctr_issue_resume_acb_cmd(struct net_device *dev)
  2238. {
  2239. struct net_local *tp = netdev_priv(dev);
  2240. int err;
  2241. if((err = smctr_wait_while_cbusy(dev)))
  2242. return (err);
  2243. tp->sclb_ptr->resume_control = SCLB_RC_ACB;
  2244. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2245. tp->acb_pending = 1;
  2246. smctr_set_ctrl_attention(dev);
  2247. return (0);
  2248. }
  2249. static int smctr_issue_resume_rx_bdb_cmd(struct net_device *dev, __u16 queue)
  2250. {
  2251. struct net_local *tp = netdev_priv(dev);
  2252. int err;
  2253. if((err = smctr_wait_while_cbusy(dev)))
  2254. return (err);
  2255. if(queue == MAC_QUEUE)
  2256. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_BDB;
  2257. else
  2258. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_BDB;
  2259. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2260. smctr_set_ctrl_attention(dev);
  2261. return (0);
  2262. }
  2263. static int smctr_issue_resume_rx_fcb_cmd(struct net_device *dev, __u16 queue)
  2264. {
  2265. struct net_local *tp = netdev_priv(dev);
  2266. if(smctr_debug > 10)
  2267. printk(KERN_DEBUG "%s: smctr_issue_resume_rx_fcb_cmd\n", dev->name);
  2268. if(smctr_wait_while_cbusy(dev))
  2269. return (-1);
  2270. if(queue == MAC_QUEUE)
  2271. tp->sclb_ptr->resume_control = SCLB_RC_RX_MAC_FCB;
  2272. else
  2273. tp->sclb_ptr->resume_control = SCLB_RC_RX_NON_MAC_FCB;
  2274. tp->sclb_ptr->valid_command = SCLB_VALID | SCLB_RESUME_CONTROL_VALID;
  2275. smctr_set_ctrl_attention(dev);
  2276. return (0);
  2277. }
  2278. static int smctr_issue_resume_tx_fcb_cmd(struct net_device *dev, __u16 queue)
  2279. {
  2280. struct net_local *tp = netdev_priv(dev);
  2281. if(smctr_debug > 10)
  2282. printk(KERN_DEBUG "%s: smctr_issue_resume_tx_fcb_cmd\n", dev->name);
  2283. if(smctr_wait_while_cbusy(dev))
  2284. return (-1);
  2285. tp->sclb_ptr->resume_control = (SCLB_RC_TFCB0 << queue);
  2286. tp->sclb_ptr->valid_command = SCLB_RESUME_CONTROL_VALID | SCLB_VALID;
  2287. smctr_set_ctrl_attention(dev);
  2288. return (0);
  2289. }
  2290. static int smctr_issue_test_internal_rom_cmd(struct net_device *dev)
  2291. {
  2292. int err;
  2293. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2294. TRC_INTERNAL_ROM_TEST);
  2295. return (err);
  2296. }
  2297. static int smctr_issue_test_hic_cmd(struct net_device *dev)
  2298. {
  2299. int err;
  2300. err = smctr_setup_single_cmd(dev, ACB_CMD_HIC_TEST,
  2301. TRC_HOST_INTERFACE_REG_TEST);
  2302. return (err);
  2303. }
  2304. static int smctr_issue_test_mac_reg_cmd(struct net_device *dev)
  2305. {
  2306. int err;
  2307. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2308. TRC_MAC_REGISTERS_TEST);
  2309. return (err);
  2310. }
  2311. static int smctr_issue_trc_loopback_cmd(struct net_device *dev)
  2312. {
  2313. int err;
  2314. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2315. TRC_INTERNAL_LOOPBACK);
  2316. return (err);
  2317. }
  2318. static int smctr_issue_tri_loopback_cmd(struct net_device *dev)
  2319. {
  2320. int err;
  2321. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2322. TRC_TRI_LOOPBACK);
  2323. return (err);
  2324. }
  2325. static int smctr_issue_write_byte_cmd(struct net_device *dev,
  2326. short aword_cnt, void *byte)
  2327. {
  2328. struct net_local *tp = netdev_priv(dev);
  2329. unsigned int iword, ibyte;
  2330. int err;
  2331. if((err = smctr_wait_while_cbusy(dev)))
  2332. return (err);
  2333. if((err = smctr_wait_cmd(dev)))
  2334. return (err);
  2335. for(iword = 0, ibyte = 0; iword < (unsigned int)(aword_cnt & 0xff);
  2336. iword++, ibyte += 2)
  2337. {
  2338. tp->misc_command_data[iword] = (*((__u8 *)byte + ibyte) << 8)
  2339. | (*((__u8 *)byte + ibyte + 1));
  2340. }
  2341. return (smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2342. aword_cnt));
  2343. }
  2344. static int smctr_issue_write_word_cmd(struct net_device *dev,
  2345. short aword_cnt, void *word)
  2346. {
  2347. struct net_local *tp = netdev_priv(dev);
  2348. unsigned int i, err;
  2349. if((err = smctr_wait_while_cbusy(dev)))
  2350. return (err);
  2351. if((err = smctr_wait_cmd(dev)))
  2352. return (err);
  2353. for(i = 0; i < (unsigned int)(aword_cnt & 0xff); i++)
  2354. tp->misc_command_data[i] = *((__u16 *)word + i);
  2355. err = smctr_setup_single_cmd_w_data(dev, ACB_CMD_MCT_WRITE_VALUE,
  2356. aword_cnt);
  2357. return (err);
  2358. }
  2359. static int smctr_join_complete_state(struct net_device *dev)
  2360. {
  2361. int err;
  2362. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2363. JS_JOIN_COMPLETE_STATE);
  2364. return (err);
  2365. }
  2366. static int smctr_link_tx_fcbs_to_bdbs(struct net_device *dev)
  2367. {
  2368. struct net_local *tp = netdev_priv(dev);
  2369. unsigned int i, j;
  2370. FCBlock *fcb;
  2371. BDBlock *bdb;
  2372. for(i = 0; i < NUM_TX_QS_USED; i++)
  2373. {
  2374. fcb = tp->tx_fcb_head[i];
  2375. bdb = tp->tx_bdb_head[i];
  2376. for(j = 0; j < tp->num_tx_fcbs[i]; j++)
  2377. {
  2378. fcb->bdb_ptr = bdb;
  2379. fcb->trc_bdb_ptr = TRC_POINTER(bdb);
  2380. fcb = (FCBlock *)((char *)fcb + sizeof(FCBlock));
  2381. bdb = (BDBlock *)((char *)bdb + sizeof(BDBlock));
  2382. }
  2383. }
  2384. return (0);
  2385. }
  2386. static int smctr_load_firmware(struct net_device *dev)
  2387. {
  2388. struct net_local *tp = netdev_priv(dev);
  2389. __u16 i, checksum = 0;
  2390. int err = 0;
  2391. if(smctr_debug > 10)
  2392. printk(KERN_DEBUG "%s: smctr_load_firmware\n", dev->name);
  2393. tp->ptr_ucode = smctr_code;
  2394. tp->num_of_tx_buffs = 4;
  2395. tp->mode_bits |= UMAC;
  2396. tp->receive_mask = 0;
  2397. tp->max_packet_size = 4177;
  2398. /* Can only upload the firmware once per adapter reset. */
  2399. if(tp->microcode_version != 0)
  2400. return (UCODE_PRESENT);
  2401. /* Verify the firmware exists and is there in the right amount. */
  2402. if((tp->ptr_ucode == 0L)
  2403. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET) < UCODE_VERSION))
  2404. {
  2405. return (UCODE_NOT_PRESENT);
  2406. }
  2407. /* UCODE_SIZE is not included in Checksum. */
  2408. for(i = 0; i < *((__u16 *)(tp->ptr_ucode + UCODE_SIZE_OFFSET)); i += 2)
  2409. checksum += *((__u16 *)(tp->ptr_ucode + 2 + i));
  2410. if(checksum)
  2411. return (UCODE_NOT_PRESENT);
  2412. /* At this point we have a valid firmware image, lets kick it on up. */
  2413. smctr_enable_adapter_ram(dev);
  2414. smctr_enable_16bit(dev);
  2415. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2416. if((smctr_checksum_firmware(dev))
  2417. || (*(tp->ptr_ucode + UCODE_VERSION_OFFSET)
  2418. > tp->microcode_version))
  2419. {
  2420. smctr_enable_adapter_ctrl_store(dev);
  2421. /* Zero out ram space for firmware. */
  2422. for(i = 0; i < CS_RAM_SIZE; i += 2)
  2423. *((__u16 *)(tp->ram_access + i)) = 0;
  2424. smctr_decode_firmware(dev);
  2425. tp->microcode_version = *(tp->ptr_ucode + UCODE_VERSION_OFFSET); *((__u16 *)(tp->ram_access + CS_RAM_VERSION_OFFSET))
  2426. = (tp->microcode_version << 8);
  2427. *((__u16 *)(tp->ram_access + CS_RAM_CHECKSUM_OFFSET))
  2428. = ~(tp->microcode_version << 8) + 1;
  2429. smctr_disable_adapter_ctrl_store(dev);
  2430. if(smctr_checksum_firmware(dev))
  2431. err = HARDWARE_FAILED;
  2432. }
  2433. else
  2434. err = UCODE_PRESENT;
  2435. smctr_disable_16bit(dev);
  2436. return (err);
  2437. }
  2438. static int smctr_load_node_addr(struct net_device *dev)
  2439. {
  2440. int ioaddr = dev->base_addr;
  2441. unsigned int i;
  2442. __u8 r;
  2443. for(i = 0; i < 6; i++)
  2444. {
  2445. r = inb(ioaddr + LAR0 + i);
  2446. dev->dev_addr[i] = (char)r;
  2447. }
  2448. dev->addr_len = 6;
  2449. return (0);
  2450. }
  2451. /* Lobe Media Test.
  2452. * During the transmission of the initial 1500 lobe media MAC frames,
  2453. * the phase lock loop in the 805 chip may lock, and then un-lock, causing
  2454. * the 825 to go into a PURGE state. When performing a PURGE, the MCT
  2455. * microcode will not transmit any frames given to it by the host, and
  2456. * will consequently cause a timeout.
  2457. *
  2458. * NOTE 1: If the monitor_state is MS_BEACON_TEST_STATE, all transmit
  2459. * queues other then the one used for the lobe_media_test should be
  2460. * disabled.!?
  2461. *
  2462. * NOTE 2: If the monitor_state is MS_BEACON_TEST_STATE and the receive_mask
  2463. * has any multi-cast or promiscous bits set, the receive_mask needs to
  2464. * be changed to clear the multi-cast or promiscous mode bits, the lobe_test
  2465. * run, and then the receive mask set back to its original value if the test
  2466. * is successful.
  2467. */
  2468. static int smctr_lobe_media_test(struct net_device *dev)
  2469. {
  2470. struct net_local *tp = netdev_priv(dev);
  2471. unsigned int i, perror = 0;
  2472. unsigned short saved_rcv_mask;
  2473. if(smctr_debug > 10)
  2474. printk(KERN_DEBUG "%s: smctr_lobe_media_test\n", dev->name);
  2475. /* Clear receive mask for lobe test. */
  2476. saved_rcv_mask = tp->receive_mask;
  2477. tp->receive_mask = 0;
  2478. smctr_chg_rx_mask(dev);
  2479. /* Setup the lobe media test. */
  2480. smctr_lobe_media_test_cmd(dev);
  2481. if(smctr_wait_cmd(dev))
  2482. {
  2483. smctr_reset_adapter(dev);
  2484. tp->status = CLOSED;
  2485. return (LOBE_MEDIA_TEST_FAILED);
  2486. }
  2487. /* Tx lobe media test frames. */
  2488. for(i = 0; i < 1500; ++i)
  2489. {
  2490. if(smctr_send_lobe_media_test(dev))
  2491. {
  2492. if(perror)
  2493. {
  2494. smctr_reset_adapter(dev);
  2495. tp->state = CLOSED;
  2496. return (LOBE_MEDIA_TEST_FAILED);
  2497. }
  2498. else
  2499. {
  2500. perror = 1;
  2501. if(smctr_lobe_media_test_cmd(dev))
  2502. {
  2503. smctr_reset_adapter(dev);
  2504. tp->state = CLOSED;
  2505. return (LOBE_MEDIA_TEST_FAILED);
  2506. }
  2507. }
  2508. }
  2509. }
  2510. if(smctr_send_dat(dev))
  2511. {
  2512. if(smctr_send_dat(dev))
  2513. {
  2514. smctr_reset_adapter(dev);
  2515. tp->state = CLOSED;
  2516. return (LOBE_MEDIA_TEST_FAILED);
  2517. }
  2518. }
  2519. /* Check if any frames received during test. */
  2520. if((tp->rx_fcb_curr[MAC_QUEUE]->frame_status)
  2521. || (tp->rx_fcb_curr[NON_MAC_QUEUE]->frame_status))
  2522. {
  2523. smctr_reset_adapter(dev);
  2524. tp->state = CLOSED;
  2525. return (LOBE_MEDIA_TEST_FAILED);
  2526. }
  2527. /* Set receive mask to "Promisc" mode. */
  2528. tp->receive_mask = saved_rcv_mask;
  2529. smctr_chg_rx_mask(dev);
  2530. return (0);
  2531. }
  2532. static int smctr_lobe_media_test_cmd(struct net_device *dev)
  2533. {
  2534. struct net_local *tp = netdev_priv(dev);
  2535. int err;
  2536. if(smctr_debug > 10)
  2537. printk(KERN_DEBUG "%s: smctr_lobe_media_test_cmd\n", dev->name);
  2538. /* Change to lobe media test state. */
  2539. if(tp->monitor_state != MS_BEACON_TEST_STATE)
  2540. {
  2541. smctr_lobe_media_test_state(dev);
  2542. if(smctr_wait_cmd(dev))
  2543. {
  2544. printk(KERN_ERR "Lobe Failed test state\n");
  2545. return (LOBE_MEDIA_TEST_FAILED);
  2546. }
  2547. }
  2548. err = smctr_setup_single_cmd(dev, ACB_CMD_MCT_TEST,
  2549. TRC_LOBE_MEDIA_TEST);
  2550. return (err);
  2551. }
  2552. static int smctr_lobe_media_test_state(struct net_device *dev)
  2553. {
  2554. int err;
  2555. err = smctr_setup_single_cmd(dev, ACB_CMD_CHANGE_JOIN_STATE,
  2556. JS_LOBE_TEST_STATE);
  2557. return (err);
  2558. }
  2559. static int smctr_make_8025_hdr(struct net_device *dev,
  2560. MAC_HEADER *rmf, MAC_HEADER *tmf, __u16 ac_fc)
  2561. {
  2562. tmf->ac = MSB(ac_fc); /* msb is access control */
  2563. tmf->fc = LSB(ac_fc); /* lsb is frame control */
  2564. tmf->sa[0] = dev->dev_addr[0];
  2565. tmf->sa[1] = dev->dev_addr[1];
  2566. tmf->sa[2] = dev->dev_addr[2];
  2567. tmf->sa[3] = dev->dev_addr[3];
  2568. tmf->sa[4] = dev->dev_addr[4];
  2569. tmf->sa[5] = dev->dev_addr[5];
  2570. switch(tmf->vc)
  2571. {
  2572. /* Send RQ_INIT to RPS */
  2573. case RQ_INIT:
  2574. tmf->da[0] = 0xc0;
  2575. tmf->da[1] = 0x00;
  2576. tmf->da[2] = 0x00;
  2577. tmf->da[3] = 0x00;
  2578. tmf->da[4] = 0x00;
  2579. tmf->da[5] = 0x02;
  2580. break;
  2581. /* Send RPT_TX_FORWARD to CRS */
  2582. case RPT_TX_FORWARD:
  2583. tmf->da[0] = 0xc0;
  2584. tmf->da[1] = 0x00;
  2585. tmf->da[2] = 0x00;
  2586. tmf->da[3] = 0x00;
  2587. tmf->da[4] = 0x00;
  2588. tmf->da[5] = 0x10;
  2589. break;
  2590. /* Everything else goes to sender */
  2591. default:
  2592. tmf->da[0] = rmf->sa[0];
  2593. tmf->da[1] = rmf->sa[1];
  2594. tmf->da[2] = rmf->sa[2];
  2595. tmf->da[3] = rmf->sa[3];
  2596. tmf->da[4] = rmf->sa[4];
  2597. tmf->da[5] = rmf->sa[5];
  2598. break;
  2599. }
  2600. return (0);
  2601. }
  2602. static int smctr_make_access_pri(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2603. {
  2604. struct net_local *tp = netdev_priv(dev);
  2605. tsv->svi = AUTHORIZED_ACCESS_PRIORITY;
  2606. tsv->svl = S_AUTHORIZED_ACCESS_PRIORITY;
  2607. tsv->svv[0] = MSB(tp->authorized_access_priority);
  2608. tsv->svv[1] = LSB(tp->authorized_access_priority);
  2609. return (0);
  2610. }
  2611. static int smctr_make_addr_mod(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2612. {
  2613. tsv->svi = ADDRESS_MODIFER;
  2614. tsv->svl = S_ADDRESS_MODIFER;
  2615. tsv->svv[0] = 0;
  2616. tsv->svv[1] = 0;
  2617. return (0);
  2618. }
  2619. static int smctr_make_auth_funct_class(struct net_device *dev,
  2620. MAC_SUB_VECTOR *tsv)
  2621. {
  2622. struct net_local *tp = netdev_priv(dev);
  2623. tsv->svi = AUTHORIZED_FUNCTION_CLASS;
  2624. tsv->svl = S_AUTHORIZED_FUNCTION_CLASS;
  2625. tsv->svv[0] = MSB(tp->authorized_function_classes);
  2626. tsv->svv[1] = LSB(tp->authorized_function_classes);
  2627. return (0);
  2628. }
  2629. static int smctr_make_corr(struct net_device *dev,
  2630. MAC_SUB_VECTOR *tsv, __u16 correlator)
  2631. {
  2632. tsv->svi = CORRELATOR;
  2633. tsv->svl = S_CORRELATOR;
  2634. tsv->svv[0] = MSB(correlator);
  2635. tsv->svv[1] = LSB(correlator);
  2636. return (0);
  2637. }
  2638. static int smctr_make_funct_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2639. {
  2640. struct net_local *tp = netdev_priv(dev);
  2641. smctr_get_functional_address(dev);
  2642. tsv->svi = FUNCTIONAL_ADDRESS;
  2643. tsv->svl = S_FUNCTIONAL_ADDRESS;
  2644. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2645. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2646. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2647. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2648. return (0);
  2649. }
  2650. static int smctr_make_group_addr(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2651. {
  2652. struct net_local *tp = netdev_priv(dev);
  2653. smctr_get_group_address(dev);
  2654. tsv->svi = GROUP_ADDRESS;
  2655. tsv->svl = S_GROUP_ADDRESS;
  2656. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2657. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2658. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2659. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2660. /* Set Group Address Sub-vector to all zeros if only the
  2661. * Group Address/Functional Address Indicator is set.
  2662. */
  2663. if(tsv->svv[0] == 0x80 && tsv->svv[1] == 0x00
  2664. && tsv->svv[2] == 0x00 && tsv->svv[3] == 0x00)
  2665. tsv->svv[0] = 0x00;
  2666. return (0);
  2667. }
  2668. static int smctr_make_phy_drop_num(struct net_device *dev,
  2669. MAC_SUB_VECTOR *tsv)
  2670. {
  2671. struct net_local *tp = netdev_priv(dev);
  2672. smctr_get_physical_drop_number(dev);
  2673. tsv->svi = PHYSICAL_DROP;
  2674. tsv->svl = S_PHYSICAL_DROP;
  2675. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2676. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2677. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2678. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2679. return (0);
  2680. }
  2681. static int smctr_make_product_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2682. {
  2683. int i;
  2684. tsv->svi = PRODUCT_INSTANCE_ID;
  2685. tsv->svl = S_PRODUCT_INSTANCE_ID;
  2686. for(i = 0; i < 18; i++)
  2687. tsv->svv[i] = 0xF0;
  2688. return (0);
  2689. }
  2690. static int smctr_make_station_id(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2691. {
  2692. struct net_local *tp = netdev_priv(dev);
  2693. smctr_get_station_id(dev);
  2694. tsv->svi = STATION_IDENTIFER;
  2695. tsv->svl = S_STATION_IDENTIFER;
  2696. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2697. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2698. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2699. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2700. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2701. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2702. return (0);
  2703. }
  2704. static int smctr_make_ring_station_status(struct net_device *dev,
  2705. MAC_SUB_VECTOR * tsv)
  2706. {
  2707. tsv->svi = RING_STATION_STATUS;
  2708. tsv->svl = S_RING_STATION_STATUS;
  2709. tsv->svv[0] = 0;
  2710. tsv->svv[1] = 0;
  2711. tsv->svv[2] = 0;
  2712. tsv->svv[3] = 0;
  2713. tsv->svv[4] = 0;
  2714. tsv->svv[5] = 0;
  2715. return (0);
  2716. }
  2717. static int smctr_make_ring_station_version(struct net_device *dev,
  2718. MAC_SUB_VECTOR *tsv)
  2719. {
  2720. struct net_local *tp = netdev_priv(dev);
  2721. tsv->svi = RING_STATION_VERSION_NUMBER;
  2722. tsv->svl = S_RING_STATION_VERSION_NUMBER;
  2723. tsv->svv[0] = 0xe2; /* EBCDIC - S */
  2724. tsv->svv[1] = 0xd4; /* EBCDIC - M */
  2725. tsv->svv[2] = 0xc3; /* EBCDIC - C */
  2726. tsv->svv[3] = 0x40; /* EBCDIC - */
  2727. tsv->svv[4] = 0xe5; /* EBCDIC - V */
  2728. tsv->svv[5] = 0xF0 + (tp->microcode_version >> 4);
  2729. tsv->svv[6] = 0xF0 + (tp->microcode_version & 0x0f);
  2730. tsv->svv[7] = 0x40; /* EBCDIC - */
  2731. tsv->svv[8] = 0xe7; /* EBCDIC - X */
  2732. if(tp->extra_info & CHIP_REV_MASK)
  2733. tsv->svv[9] = 0xc5; /* EBCDIC - E */
  2734. else
  2735. tsv->svv[9] = 0xc4; /* EBCDIC - D */
  2736. return (0);
  2737. }
  2738. static int smctr_make_tx_status_code(struct net_device *dev,
  2739. MAC_SUB_VECTOR *tsv, __u16 tx_fstatus)
  2740. {
  2741. tsv->svi = TRANSMIT_STATUS_CODE;
  2742. tsv->svl = S_TRANSMIT_STATUS_CODE;
  2743. tsv->svv[0] = ((tx_fstatus & 0x0100 >> 6) || IBM_PASS_SOURCE_ADDR);
  2744. /* Stripped frame status of Transmitted Frame */
  2745. tsv->svv[1] = tx_fstatus & 0xff;
  2746. return (0);
  2747. }
  2748. static int smctr_make_upstream_neighbor_addr(struct net_device *dev,
  2749. MAC_SUB_VECTOR *tsv)
  2750. {
  2751. struct net_local *tp = netdev_priv(dev);
  2752. smctr_get_upstream_neighbor_addr(dev);
  2753. tsv->svi = UPSTREAM_NEIGHBOR_ADDRESS;
  2754. tsv->svl = S_UPSTREAM_NEIGHBOR_ADDRESS;
  2755. tsv->svv[0] = MSB(tp->misc_command_data[0]);
  2756. tsv->svv[1] = LSB(tp->misc_command_data[0]);
  2757. tsv->svv[2] = MSB(tp->misc_command_data[1]);
  2758. tsv->svv[3] = LSB(tp->misc_command_data[1]);
  2759. tsv->svv[4] = MSB(tp->misc_command_data[2]);
  2760. tsv->svv[5] = LSB(tp->misc_command_data[2]);
  2761. return (0);
  2762. }
  2763. static int smctr_make_wrap_data(struct net_device *dev, MAC_SUB_VECTOR *tsv)
  2764. {
  2765. tsv->svi = WRAP_DATA;
  2766. tsv->svl = S_WRAP_DATA;
  2767. return (0);
  2768. }
  2769. /*
  2770. * Open/initialize the board. This is called sometime after
  2771. * booting when the 'ifconfig' program is run.
  2772. *
  2773. * This routine should set everything up anew at each open, even
  2774. * registers that "should" only need to be set once at boot, so that
  2775. * there is non-reboot way to recover if something goes wrong.
  2776. */
  2777. static int smctr_open(struct net_device *dev)
  2778. {
  2779. int err;
  2780. if(smctr_debug > 10)
  2781. printk(KERN_DEBUG "%s: smctr_open\n", dev->name);
  2782. err = smctr_init_adapter(dev);
  2783. if(err < 0)
  2784. return (err);
  2785. return (err);
  2786. }
  2787. /* Interrupt driven open of Token card. */
  2788. static int smctr_open_tr(struct net_device *dev)
  2789. {
  2790. struct net_local *tp = netdev_priv(dev);
  2791. unsigned long flags;
  2792. int err;
  2793. if(smctr_debug > 10)
  2794. printk(KERN_DEBUG "%s: smctr_open_tr\n", dev->name);
  2795. /* Now we can actually open the adapter. */
  2796. if(tp->status == OPEN)
  2797. return (0);
  2798. if(tp->status != INITIALIZED)
  2799. return (-1);
  2800. /* FIXME: it would work a lot better if we masked the irq sources
  2801. on the card here, then we could skip the locking and poll nicely */
  2802. spin_lock_irqsave(&tp->lock, flags);
  2803. smctr_set_page(dev, (__u8 *)tp->ram_access);
  2804. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)MAC_QUEUE)))
  2805. goto out;
  2806. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)MAC_QUEUE)))
  2807. goto out;
  2808. if((err = smctr_issue_resume_rx_fcb_cmd(dev, (short)NON_MAC_QUEUE)))
  2809. goto out;
  2810. if((err = smctr_issue_resume_rx_bdb_cmd(dev, (short)NON_MAC_QUEUE)))
  2811. goto out;
  2812. tp->status = CLOSED;
  2813. /* Insert into the Ring or Enter Loopback Mode. */
  2814. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_1)
  2815. {
  2816. tp->status = CLOSED;
  2817. if(!(err = smctr_issue_trc_loopback_cmd(dev)))
  2818. {
  2819. if(!(err = smctr_wait_cmd(dev)))
  2820. tp->status = OPEN;
  2821. }
  2822. smctr_status_chg(dev);
  2823. }
  2824. else
  2825. {
  2826. if((tp->mode_bits & LOOPING_MODE_MASK) == LOOPBACK_MODE_2)
  2827. {
  2828. tp->status = CLOSED;
  2829. if(!(err = smctr_issue_tri_loopback_cmd(dev)))
  2830. {
  2831. if(!(err = smctr_wait_cmd(dev)))
  2832. tp->status = OPEN;
  2833. }
  2834. smctr_status_chg(dev);
  2835. }
  2836. else
  2837. {
  2838. if((tp->mode_bits & LOOPING_MODE_MASK)
  2839. == LOOPBACK_MODE_3)
  2840. {
  2841. tp->status = CLOSED;
  2842. if(!(err = smctr_lobe_media_test_cmd(dev)))
  2843. {
  2844. if(!(err = smctr_wait_cmd(dev)))
  2845. tp->status = OPEN;
  2846. }
  2847. smctr_status_chg(dev);
  2848. }
  2849. else
  2850. {
  2851. if(!(err = smctr_lobe_media_test(dev)))
  2852. err = smctr_issue_insert_cmd(dev);
  2853. else
  2854. {
  2855. if(err == LOBE_MEDIA_TEST_FAILED)
  2856. printk(KERN_WARNING "%s: Lobe Media Test Failure - Check cable?\n", dev->name);
  2857. }
  2858. }
  2859. }
  2860. }
  2861. out:
  2862. spin_unlock_irqrestore(&tp->lock, flags);
  2863. return (err);
  2864. }
  2865. /* Check for a network adapter of this type,
  2866. * and return device structure if one exists.
  2867. */
  2868. struct net_device __init *smctr_probe(int unit)
  2869. {
  2870. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  2871. static const unsigned ports[] = {
  2872. 0x200, 0x220, 0x240, 0x260, 0x280, 0x2A0, 0x2C0, 0x2E0, 0x300,
  2873. 0x320, 0x340, 0x360, 0x380, 0
  2874. };
  2875. const unsigned *port;
  2876. int err = 0;
  2877. if (!dev)
  2878. return ERR_PTR(-ENOMEM);
  2879. SET_MODULE_OWNER(dev);
  2880. if (unit >= 0) {
  2881. sprintf(dev->name, "tr%d", unit);
  2882. netdev_boot_setup_check(dev);
  2883. }
  2884. if (dev->base_addr > 0x1ff) /* Check a single specified location. */
  2885. err = smctr_probe1(dev, dev->base_addr);
  2886. else if(dev->base_addr != 0) /* Don't probe at all. */
  2887. err =-ENXIO;
  2888. else {
  2889. for (port = ports; *port; port++) {
  2890. err = smctr_probe1(dev, *port);
  2891. if (!err)
  2892. break;
  2893. }
  2894. }
  2895. if (err)
  2896. goto out;
  2897. err = register_netdev(dev);
  2898. if (err)
  2899. goto out1;
  2900. return dev;
  2901. out1:
  2902. #ifdef CONFIG_MCA_LEGACY
  2903. { struct net_local *tp = netdev_priv(dev);
  2904. if (tp->slot_num)
  2905. mca_mark_as_unused(tp->slot_num);
  2906. }
  2907. #endif
  2908. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  2909. free_irq(dev->irq, dev);
  2910. out:
  2911. free_netdev(dev);
  2912. return ERR_PTR(err);
  2913. }
  2914. static int __init smctr_probe1(struct net_device *dev, int ioaddr)
  2915. {
  2916. static unsigned version_printed;
  2917. struct net_local *tp = netdev_priv(dev);
  2918. int err;
  2919. __u32 *ram;
  2920. if(smctr_debug && version_printed++ == 0)
  2921. printk(version);
  2922. spin_lock_init(&tp->lock);
  2923. dev->base_addr = ioaddr;
  2924. /* Actually detect an adapter now. */
  2925. err = smctr_chk_isa(dev);
  2926. if(err < 0)
  2927. {
  2928. if ((err = smctr_chk_mca(dev)) < 0) {
  2929. err = -ENODEV;
  2930. goto out;
  2931. }
  2932. }
  2933. tp = netdev_priv(dev);
  2934. dev->mem_start = tp->ram_base;
  2935. dev->mem_end = dev->mem_start + 0x10000;
  2936. ram = (__u32 *)phys_to_virt(dev->mem_start);
  2937. tp->ram_access = *(__u32 *)&ram;
  2938. tp->status = NOT_INITIALIZED;
  2939. err = smctr_load_firmware(dev);
  2940. if(err != UCODE_PRESENT && err != SUCCESS)
  2941. {
  2942. printk(KERN_ERR "%s: Firmware load failed (%d)\n", dev->name, err);
  2943. err = -EIO;
  2944. goto out;
  2945. }
  2946. /* Allow user to specify ring speed on module insert. */
  2947. if(ringspeed == 4)
  2948. tp->media_type = MEDIA_UTP_4;
  2949. else
  2950. tp->media_type = MEDIA_UTP_16;
  2951. printk(KERN_INFO "%s: %s %s at Io %#4x, Irq %d, Rom %#4x, Ram %#4x.\n",
  2952. dev->name, smctr_name, smctr_model,
  2953. (unsigned int)dev->base_addr,
  2954. dev->irq, tp->rom_base, tp->ram_base);
  2955. dev->open = smctr_open;
  2956. dev->stop = smctr_close;
  2957. dev->hard_start_xmit = smctr_send_packet;
  2958. dev->tx_timeout = smctr_timeout;
  2959. dev->watchdog_timeo = HZ;
  2960. dev->get_stats = smctr_get_stats;
  2961. dev->set_multicast_list = &smctr_set_multicast_list;
  2962. return (0);
  2963. out:
  2964. return err;
  2965. }
  2966. static int smctr_process_rx_packet(MAC_HEADER *rmf, __u16 size,
  2967. struct net_device *dev, __u16 rx_status)
  2968. {
  2969. struct net_local *tp = netdev_priv(dev);
  2970. struct sk_buff *skb;
  2971. __u16 rcode, correlator;
  2972. int err = 0;
  2973. __u8 xframe = 1;
  2974. __u16 tx_fstatus;
  2975. rmf->vl = SWAP_BYTES(rmf->vl);
  2976. if(rx_status & FCB_RX_STATUS_DA_MATCHED)
  2977. {
  2978. switch(rmf->vc)
  2979. {
  2980. /* Received MAC Frames Processed by RS. */
  2981. case INIT:
  2982. if((rcode = smctr_rcv_init(dev, rmf, &correlator)) == HARDWARE_FAILED)
  2983. {
  2984. return (rcode);
  2985. }
  2986. if((err = smctr_send_rsp(dev, rmf, rcode,
  2987. correlator)))
  2988. {
  2989. return (err);
  2990. }
  2991. break;
  2992. case CHG_PARM:
  2993. if((rcode = smctr_rcv_chg_param(dev, rmf,
  2994. &correlator)) ==HARDWARE_FAILED)
  2995. {
  2996. return (rcode);
  2997. }
  2998. if((err = smctr_send_rsp(dev, rmf, rcode,
  2999. correlator)))
  3000. {
  3001. return (err);
  3002. }
  3003. break;
  3004. case RQ_ADDR:
  3005. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3006. rmf, &correlator)) != POSITIVE_ACK)
  3007. {
  3008. if(rcode == HARDWARE_FAILED)
  3009. return (rcode);
  3010. else
  3011. return (smctr_send_rsp(dev, rmf,
  3012. rcode, correlator));
  3013. }
  3014. if((err = smctr_send_rpt_addr(dev, rmf,
  3015. correlator)))
  3016. {
  3017. return (err);
  3018. }
  3019. break;
  3020. case RQ_ATTCH:
  3021. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3022. rmf, &correlator)) != POSITIVE_ACK)
  3023. {
  3024. if(rcode == HARDWARE_FAILED)
  3025. return (rcode);
  3026. else
  3027. return (smctr_send_rsp(dev, rmf,
  3028. rcode,
  3029. correlator));
  3030. }
  3031. if((err = smctr_send_rpt_attch(dev, rmf,
  3032. correlator)))
  3033. {
  3034. return (err);
  3035. }
  3036. break;
  3037. case RQ_STATE:
  3038. if((rcode = smctr_rcv_rq_addr_state_attch(dev,
  3039. rmf, &correlator)) != POSITIVE_ACK)
  3040. {
  3041. if(rcode == HARDWARE_FAILED)
  3042. return (rcode);
  3043. else
  3044. return (smctr_send_rsp(dev, rmf,
  3045. rcode,
  3046. correlator));
  3047. }
  3048. if((err = smctr_send_rpt_state(dev, rmf,
  3049. correlator)))
  3050. {
  3051. return (err);
  3052. }
  3053. break;
  3054. case TX_FORWARD:
  3055. if((rcode = smctr_rcv_tx_forward(dev, rmf))
  3056. != POSITIVE_ACK)
  3057. {
  3058. if(rcode == HARDWARE_FAILED)
  3059. return (rcode);
  3060. else
  3061. return (smctr_send_rsp(dev, rmf,
  3062. rcode,
  3063. correlator));
  3064. }
  3065. if((err = smctr_send_tx_forward(dev, rmf,
  3066. &tx_fstatus)) == HARDWARE_FAILED)
  3067. {
  3068. return (err);
  3069. }
  3070. if(err == A_FRAME_WAS_FORWARDED)
  3071. {
  3072. if((err = smctr_send_rpt_tx_forward(dev,
  3073. rmf, tx_fstatus))
  3074. == HARDWARE_FAILED)
  3075. {
  3076. return (err);
  3077. }
  3078. }
  3079. break;
  3080. /* Received MAC Frames Processed by CRS/REM/RPS. */
  3081. case RSP:
  3082. case RQ_INIT:
  3083. case RPT_NEW_MON:
  3084. case RPT_SUA_CHG:
  3085. case RPT_ACTIVE_ERR:
  3086. case RPT_NN_INCMP:
  3087. case RPT_ERROR:
  3088. case RPT_ATTCH:
  3089. case RPT_STATE:
  3090. case RPT_ADDR:
  3091. break;
  3092. /* Rcvd Att. MAC Frame (if RXATMAC set) or UNKNOWN */
  3093. default:
  3094. xframe = 0;
  3095. if(!(tp->receive_mask & ACCEPT_ATT_MAC_FRAMES))
  3096. {
  3097. rcode = smctr_rcv_unknown(dev, rmf,
  3098. &correlator);
  3099. if((err = smctr_send_rsp(dev, rmf,rcode,
  3100. correlator)))
  3101. {
  3102. return (err);
  3103. }
  3104. }
  3105. break;
  3106. }
  3107. }
  3108. else
  3109. {
  3110. /* 1. DA doesn't match (Promiscuous Mode).
  3111. * 2. Parse for Extended MAC Frame Type.
  3112. */
  3113. switch(rmf->vc)
  3114. {
  3115. case RSP:
  3116. case INIT:
  3117. case RQ_INIT:
  3118. case RQ_ADDR:
  3119. case RQ_ATTCH:
  3120. case RQ_STATE:
  3121. case CHG_PARM:
  3122. case RPT_ADDR:
  3123. case RPT_ERROR:
  3124. case RPT_ATTCH:
  3125. case RPT_STATE:
  3126. case RPT_NEW_MON:
  3127. case RPT_SUA_CHG:
  3128. case RPT_NN_INCMP:
  3129. case RPT_ACTIVE_ERR:
  3130. break;
  3131. default:
  3132. xframe = 0;
  3133. break;
  3134. }
  3135. }
  3136. /* NOTE: UNKNOWN MAC frames will NOT be passed up unless
  3137. * ACCEPT_ATT_MAC_FRAMES is set.
  3138. */
  3139. if(((tp->receive_mask & ACCEPT_ATT_MAC_FRAMES)
  3140. && (xframe == (__u8)0))
  3141. || ((tp->receive_mask & ACCEPT_EXT_MAC_FRAMES)
  3142. && (xframe == (__u8)1)))
  3143. {
  3144. rmf->vl = SWAP_BYTES(rmf->vl);
  3145. if (!(skb = dev_alloc_skb(size)))
  3146. return -ENOMEM;
  3147. skb->len = size;
  3148. /* Slide data into a sleek skb. */
  3149. skb_put(skb, skb->len);
  3150. skb_copy_to_linear_data(skb, rmf, skb->len);
  3151. /* Update Counters */
  3152. tp->MacStat.rx_packets++;
  3153. tp->MacStat.rx_bytes += skb->len;
  3154. /* Kick the packet on up. */
  3155. skb->protocol = tr_type_trans(skb, dev);
  3156. netif_rx(skb);
  3157. dev->last_rx = jiffies;
  3158. err = 0;
  3159. }
  3160. return (err);
  3161. }
  3162. /* Adapter RAM test. Incremental word ODD boundary data test. */
  3163. static int smctr_ram_memory_test(struct net_device *dev)
  3164. {
  3165. struct net_local *tp = netdev_priv(dev);
  3166. __u16 page, pages_of_ram, start_pattern = 0, word_pattern = 0,
  3167. word_read = 0, err_word = 0, err_pattern = 0;
  3168. unsigned int err_offset;
  3169. __u32 j, pword;
  3170. __u8 err = 0;
  3171. if(smctr_debug > 10)
  3172. printk(KERN_DEBUG "%s: smctr_ram_memory_test\n", dev->name);
  3173. start_pattern = 0x0001;
  3174. pages_of_ram = tp->ram_size / tp->ram_usable;
  3175. pword = tp->ram_access;
  3176. /* Incremental word ODD boundary test. */
  3177. for(page = 0; (page < pages_of_ram) && (~err);
  3178. page++, start_pattern += 0x8000)
  3179. {
  3180. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3181. + (page * tp->ram_usable * 1024) + 1));
  3182. word_pattern = start_pattern;
  3183. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1; j += 2)
  3184. *(__u16 *)(pword + j) = word_pattern++;
  3185. word_pattern = start_pattern;
  3186. for(j = 1; j < (__u32)(tp->ram_usable * 1024) - 1
  3187. && (~err); j += 2, word_pattern++)
  3188. {
  3189. word_read = *(__u16 *)(pword + j);
  3190. if(word_read != word_pattern)
  3191. {
  3192. err = (__u8)1;
  3193. err_offset = j;
  3194. err_word = word_read;
  3195. err_pattern = word_pattern;
  3196. return (RAM_TEST_FAILED);
  3197. }
  3198. }
  3199. }
  3200. /* Zero out memory. */
  3201. for(page = 0; page < pages_of_ram && (~err); page++)
  3202. {
  3203. smctr_set_page(dev, (__u8 *)(tp->ram_access
  3204. + (page * tp->ram_usable * 1024)));
  3205. word_pattern = 0;
  3206. for(j = 0; j < (__u32)tp->ram_usable * 1024; j +=2)
  3207. *(__u16 *)(pword + j) = word_pattern;
  3208. for(j =0; j < (__u32)tp->ram_usable * 1024
  3209. && (~err); j += 2)
  3210. {
  3211. word_read = *(__u16 *)(pword + j);
  3212. if(word_read != word_pattern)
  3213. {
  3214. err = (__u8)1;
  3215. err_offset = j;
  3216. err_word = word_read;
  3217. err_pattern = word_pattern;
  3218. return (RAM_TEST_FAILED);
  3219. }
  3220. }
  3221. }
  3222. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3223. return (0);
  3224. }
  3225. static int smctr_rcv_chg_param(struct net_device *dev, MAC_HEADER *rmf,
  3226. __u16 *correlator)
  3227. {
  3228. MAC_SUB_VECTOR *rsv;
  3229. signed short vlen;
  3230. __u16 rcode = POSITIVE_ACK;
  3231. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3232. /* This Frame can only come from a CRS */
  3233. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3234. return(E_INAPPROPRIATE_SOURCE_CLASS);
  3235. /* Remove MVID Length from total length. */
  3236. vlen = (signed short)rmf->vl - 4;
  3237. /* Point to First SVID */
  3238. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3239. /* Search for Appropriate SVID's. */
  3240. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3241. {
  3242. switch(rsv->svi)
  3243. {
  3244. case CORRELATOR:
  3245. svectors |= F_CORRELATOR;
  3246. rcode = smctr_set_corr(dev, rsv, correlator);
  3247. break;
  3248. case LOCAL_RING_NUMBER:
  3249. svectors |= F_LOCAL_RING_NUMBER;
  3250. rcode = smctr_set_local_ring_num(dev, rsv);
  3251. break;
  3252. case ASSIGN_PHYSICAL_DROP:
  3253. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3254. rcode = smctr_set_phy_drop(dev, rsv);
  3255. break;
  3256. case ERROR_TIMER_VALUE:
  3257. svectors |= F_ERROR_TIMER_VALUE;
  3258. rcode = smctr_set_error_timer_value(dev, rsv);
  3259. break;
  3260. case AUTHORIZED_FUNCTION_CLASS:
  3261. svectors |= F_AUTHORIZED_FUNCTION_CLASS;
  3262. rcode = smctr_set_auth_funct_class(dev, rsv);
  3263. break;
  3264. case AUTHORIZED_ACCESS_PRIORITY:
  3265. svectors |= F_AUTHORIZED_ACCESS_PRIORITY;
  3266. rcode = smctr_set_auth_access_pri(dev, rsv);
  3267. break;
  3268. default:
  3269. rcode = E_SUB_VECTOR_UNKNOWN;
  3270. break;
  3271. }
  3272. /* Let Sender Know if SUM of SV length's is
  3273. * larger then length in MVID length field
  3274. */
  3275. if((vlen -= rsv->svl) < 0)
  3276. rcode = E_VECTOR_LENGTH_ERROR;
  3277. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3278. }
  3279. if(rcode == POSITIVE_ACK)
  3280. {
  3281. /* Let Sender Know if MVID length field
  3282. * is larger then SUM of SV length's
  3283. */
  3284. if(vlen != 0)
  3285. rcode = E_VECTOR_LENGTH_ERROR;
  3286. else
  3287. {
  3288. /* Let Sender Know if Expected SVID Missing */
  3289. if((svectors & R_CHG_PARM) ^ R_CHG_PARM)
  3290. rcode = E_MISSING_SUB_VECTOR;
  3291. }
  3292. }
  3293. return (rcode);
  3294. }
  3295. static int smctr_rcv_init(struct net_device *dev, MAC_HEADER *rmf,
  3296. __u16 *correlator)
  3297. {
  3298. MAC_SUB_VECTOR *rsv;
  3299. signed short vlen;
  3300. __u16 rcode = POSITIVE_ACK;
  3301. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3302. /* This Frame can only come from a RPS */
  3303. if((rmf->dc_sc & SC_MASK) != SC_RPS)
  3304. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3305. /* Remove MVID Length from total length. */
  3306. vlen = (signed short)rmf->vl - 4;
  3307. /* Point to First SVID */
  3308. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3309. /* Search for Appropriate SVID's */
  3310. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3311. {
  3312. switch(rsv->svi)
  3313. {
  3314. case CORRELATOR:
  3315. svectors |= F_CORRELATOR;
  3316. rcode = smctr_set_corr(dev, rsv, correlator);
  3317. break;
  3318. case LOCAL_RING_NUMBER:
  3319. svectors |= F_LOCAL_RING_NUMBER;
  3320. rcode = smctr_set_local_ring_num(dev, rsv);
  3321. break;
  3322. case ASSIGN_PHYSICAL_DROP:
  3323. svectors |= F_ASSIGN_PHYSICAL_DROP;
  3324. rcode = smctr_set_phy_drop(dev, rsv);
  3325. break;
  3326. case ERROR_TIMER_VALUE:
  3327. svectors |= F_ERROR_TIMER_VALUE;
  3328. rcode = smctr_set_error_timer_value(dev, rsv);
  3329. break;
  3330. default:
  3331. rcode = E_SUB_VECTOR_UNKNOWN;
  3332. break;
  3333. }
  3334. /* Let Sender Know if SUM of SV length's is
  3335. * larger then length in MVID length field
  3336. */
  3337. if((vlen -= rsv->svl) < 0)
  3338. rcode = E_VECTOR_LENGTH_ERROR;
  3339. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3340. }
  3341. if(rcode == POSITIVE_ACK)
  3342. {
  3343. /* Let Sender Know if MVID length field
  3344. * is larger then SUM of SV length's
  3345. */
  3346. if(vlen != 0)
  3347. rcode = E_VECTOR_LENGTH_ERROR;
  3348. else
  3349. {
  3350. /* Let Sender Know if Expected SV Missing */
  3351. if((svectors & R_INIT) ^ R_INIT)
  3352. rcode = E_MISSING_SUB_VECTOR;
  3353. }
  3354. }
  3355. return (rcode);
  3356. }
  3357. static int smctr_rcv_tx_forward(struct net_device *dev, MAC_HEADER *rmf)
  3358. {
  3359. MAC_SUB_VECTOR *rsv;
  3360. signed short vlen;
  3361. __u16 rcode = POSITIVE_ACK;
  3362. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3363. /* This Frame can only come from a CRS */
  3364. if((rmf->dc_sc & SC_MASK) != SC_CRS)
  3365. return (E_INAPPROPRIATE_SOURCE_CLASS);
  3366. /* Remove MVID Length from total length */
  3367. vlen = (signed short)rmf->vl - 4;
  3368. /* Point to First SVID */
  3369. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3370. /* Search for Appropriate SVID's */
  3371. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3372. {
  3373. switch(rsv->svi)
  3374. {
  3375. case FRAME_FORWARD:
  3376. svectors |= F_FRAME_FORWARD;
  3377. rcode = smctr_set_frame_forward(dev, rsv,
  3378. rmf->dc_sc);
  3379. break;
  3380. default:
  3381. rcode = E_SUB_VECTOR_UNKNOWN;
  3382. break;
  3383. }
  3384. /* Let Sender Know if SUM of SV length's is
  3385. * larger then length in MVID length field
  3386. */
  3387. if((vlen -= rsv->svl) < 0)
  3388. rcode = E_VECTOR_LENGTH_ERROR;
  3389. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3390. }
  3391. if(rcode == POSITIVE_ACK)
  3392. {
  3393. /* Let Sender Know if MVID length field
  3394. * is larger then SUM of SV length's
  3395. */
  3396. if(vlen != 0)
  3397. rcode = E_VECTOR_LENGTH_ERROR;
  3398. else
  3399. {
  3400. /* Let Sender Know if Expected SV Missing */
  3401. if((svectors & R_TX_FORWARD) ^ R_TX_FORWARD)
  3402. rcode = E_MISSING_SUB_VECTOR;
  3403. }
  3404. }
  3405. return (rcode);
  3406. }
  3407. static int smctr_rcv_rq_addr_state_attch(struct net_device *dev,
  3408. MAC_HEADER *rmf, __u16 *correlator)
  3409. {
  3410. MAC_SUB_VECTOR *rsv;
  3411. signed short vlen;
  3412. __u16 rcode = POSITIVE_ACK;
  3413. unsigned int svectors = F_NO_SUB_VECTORS_FOUND;
  3414. /* Remove MVID Length from total length */
  3415. vlen = (signed short)rmf->vl - 4;
  3416. /* Point to First SVID */
  3417. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3418. /* Search for Appropriate SVID's */
  3419. while((vlen > 0) && (rcode == POSITIVE_ACK))
  3420. {
  3421. switch(rsv->svi)
  3422. {
  3423. case CORRELATOR:
  3424. svectors |= F_CORRELATOR;
  3425. rcode = smctr_set_corr(dev, rsv, correlator);
  3426. break;
  3427. default:
  3428. rcode = E_SUB_VECTOR_UNKNOWN;
  3429. break;
  3430. }
  3431. /* Let Sender Know if SUM of SV length's is
  3432. * larger then length in MVID length field
  3433. */
  3434. if((vlen -= rsv->svl) < 0)
  3435. rcode = E_VECTOR_LENGTH_ERROR;
  3436. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3437. }
  3438. if(rcode == POSITIVE_ACK)
  3439. {
  3440. /* Let Sender Know if MVID length field
  3441. * is larger then SUM of SV length's
  3442. */
  3443. if(vlen != 0)
  3444. rcode = E_VECTOR_LENGTH_ERROR;
  3445. else
  3446. {
  3447. /* Let Sender Know if Expected SVID Missing */
  3448. if((svectors & R_RQ_ATTCH_STATE_ADDR)
  3449. ^ R_RQ_ATTCH_STATE_ADDR)
  3450. rcode = E_MISSING_SUB_VECTOR;
  3451. }
  3452. }
  3453. return (rcode);
  3454. }
  3455. static int smctr_rcv_unknown(struct net_device *dev, MAC_HEADER *rmf,
  3456. __u16 *correlator)
  3457. {
  3458. MAC_SUB_VECTOR *rsv;
  3459. signed short vlen;
  3460. *correlator = 0;
  3461. /* Remove MVID Length from total length */
  3462. vlen = (signed short)rmf->vl - 4;
  3463. /* Point to First SVID */
  3464. rsv = (MAC_SUB_VECTOR *)((__u32)rmf + sizeof(MAC_HEADER));
  3465. /* Search for CORRELATOR for RSP to UNKNOWN */
  3466. while((vlen > 0) && (*correlator == 0))
  3467. {
  3468. switch(rsv->svi)
  3469. {
  3470. case CORRELATOR:
  3471. smctr_set_corr(dev, rsv, correlator);
  3472. break;
  3473. default:
  3474. break;
  3475. }
  3476. vlen -= rsv->svl;
  3477. rsv = (MAC_SUB_VECTOR *)((__u32)rsv + rsv->svl);
  3478. }
  3479. return (E_UNRECOGNIZED_VECTOR_ID);
  3480. }
  3481. /*
  3482. * Reset the 825 NIC and exit w:
  3483. * 1. The NIC reset cleared (non-reset state), halted and un-initialized.
  3484. * 2. TINT masked.
  3485. * 3. CBUSY masked.
  3486. * 4. TINT clear.
  3487. * 5. CBUSY clear.
  3488. */
  3489. static int smctr_reset_adapter(struct net_device *dev)
  3490. {
  3491. struct net_local *tp = netdev_priv(dev);
  3492. int ioaddr = dev->base_addr;
  3493. /* Reseting the NIC will put it in a halted and un-initialized state. */ smctr_set_trc_reset(ioaddr);
  3494. mdelay(200); /* ~2 ms */
  3495. smctr_clear_trc_reset(ioaddr);
  3496. mdelay(200); /* ~2 ms */
  3497. /* Remove any latched interrupts that occurred prior to reseting the
  3498. * adapter or possibily caused by line glitches due to the reset.
  3499. */
  3500. outb(tp->trc_mask | CSR_CLRTINT | CSR_CLRCBUSY, ioaddr + CSR);
  3501. return (0);
  3502. }
  3503. static int smctr_restart_tx_chain(struct net_device *dev, short queue)
  3504. {
  3505. struct net_local *tp = netdev_priv(dev);
  3506. int err = 0;
  3507. if(smctr_debug > 10)
  3508. printk(KERN_DEBUG "%s: smctr_restart_tx_chain\n", dev->name);
  3509. if(tp->num_tx_fcbs_used[queue] != 0
  3510. && tp->tx_queue_status[queue] == NOT_TRANSMITING)
  3511. {
  3512. tp->tx_queue_status[queue] = TRANSMITING;
  3513. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  3514. }
  3515. return (err);
  3516. }
  3517. static int smctr_ring_status_chg(struct net_device *dev)
  3518. {
  3519. struct net_local *tp = netdev_priv(dev);
  3520. if(smctr_debug > 10)
  3521. printk(KERN_DEBUG "%s: smctr_ring_status_chg\n", dev->name);
  3522. /* Check for ring_status_flag: whenever MONITOR_STATE_BIT
  3523. * Bit is set, check value of monitor_state, only then we
  3524. * enable and start transmit/receive timeout (if and only
  3525. * if it is MS_ACTIVE_MONITOR_STATE or MS_STANDBY_MONITOR_STATE)
  3526. */
  3527. if(tp->ring_status_flags == MONITOR_STATE_CHANGED)
  3528. {
  3529. if((tp->monitor_state == MS_ACTIVE_MONITOR_STATE)
  3530. || (tp->monitor_state == MS_STANDBY_MONITOR_STATE))
  3531. {
  3532. tp->monitor_state_ready = 1;
  3533. }
  3534. else
  3535. {
  3536. /* if adapter is NOT in either active monitor
  3537. * or standby monitor state => Disable
  3538. * transmit/receive timeout.
  3539. */
  3540. tp->monitor_state_ready = 0;
  3541. /* Ring speed problem, switching to auto mode. */
  3542. if(tp->monitor_state == MS_MONITOR_FSM_INACTIVE
  3543. && !tp->cleanup)
  3544. {
  3545. printk(KERN_INFO "%s: Incorrect ring speed switching.\n",
  3546. dev->name);
  3547. smctr_set_ring_speed(dev);
  3548. }
  3549. }
  3550. }
  3551. if(!(tp->ring_status_flags & RING_STATUS_CHANGED))
  3552. return (0);
  3553. switch(tp->ring_status)
  3554. {
  3555. case RING_RECOVERY:
  3556. printk(KERN_INFO "%s: Ring Recovery\n", dev->name);
  3557. tp->current_ring_status |= RING_RECOVERY;
  3558. break;
  3559. case SINGLE_STATION:
  3560. printk(KERN_INFO "%s: Single Statinon\n", dev->name);
  3561. tp->current_ring_status |= SINGLE_STATION;
  3562. break;
  3563. case COUNTER_OVERFLOW:
  3564. printk(KERN_INFO "%s: Counter Overflow\n", dev->name);
  3565. tp->current_ring_status |= COUNTER_OVERFLOW;
  3566. break;
  3567. case REMOVE_RECEIVED:
  3568. printk(KERN_INFO "%s: Remove Received\n", dev->name);
  3569. tp->current_ring_status |= REMOVE_RECEIVED;
  3570. break;
  3571. case AUTO_REMOVAL_ERROR:
  3572. printk(KERN_INFO "%s: Auto Remove Error\n", dev->name);
  3573. tp->current_ring_status |= AUTO_REMOVAL_ERROR;
  3574. break;
  3575. case LOBE_WIRE_FAULT:
  3576. printk(KERN_INFO "%s: Lobe Wire Fault\n", dev->name);
  3577. tp->current_ring_status |= LOBE_WIRE_FAULT;
  3578. break;
  3579. case TRANSMIT_BEACON:
  3580. printk(KERN_INFO "%s: Transmit Beacon\n", dev->name);
  3581. tp->current_ring_status |= TRANSMIT_BEACON;
  3582. break;
  3583. case SOFT_ERROR:
  3584. printk(KERN_INFO "%s: Soft Error\n", dev->name);
  3585. tp->current_ring_status |= SOFT_ERROR;
  3586. break;
  3587. case HARD_ERROR:
  3588. printk(KERN_INFO "%s: Hard Error\n", dev->name);
  3589. tp->current_ring_status |= HARD_ERROR;
  3590. break;
  3591. case SIGNAL_LOSS:
  3592. printk(KERN_INFO "%s: Signal Loss\n", dev->name);
  3593. tp->current_ring_status |= SIGNAL_LOSS;
  3594. break;
  3595. default:
  3596. printk(KERN_INFO "%s: Unknown ring status change\n",
  3597. dev->name);
  3598. break;
  3599. }
  3600. return (0);
  3601. }
  3602. static int smctr_rx_frame(struct net_device *dev)
  3603. {
  3604. struct net_local *tp = netdev_priv(dev);
  3605. __u16 queue, status, rx_size, err = 0;
  3606. __u8 *pbuff;
  3607. if(smctr_debug > 10)
  3608. printk(KERN_DEBUG "%s: smctr_rx_frame\n", dev->name);
  3609. queue = tp->receive_queue_number;
  3610. while((status = tp->rx_fcb_curr[queue]->frame_status) != SUCCESS)
  3611. {
  3612. err = HARDWARE_FAILED;
  3613. if(((status & 0x007f) == 0)
  3614. || ((tp->receive_mask & ACCEPT_ERR_PACKETS) != 0))
  3615. {
  3616. /* frame length less the CRC (4 bytes) + FS (1 byte) */
  3617. rx_size = tp->rx_fcb_curr[queue]->frame_length - 5;
  3618. pbuff = smctr_get_rx_pointer(dev, queue);
  3619. smctr_set_page(dev, pbuff);
  3620. smctr_disable_16bit(dev);
  3621. /* pbuff points to addr within one page */
  3622. pbuff = (__u8 *)PAGE_POINTER(pbuff);
  3623. if(queue == NON_MAC_QUEUE)
  3624. {
  3625. struct sk_buff *skb;
  3626. skb = dev_alloc_skb(rx_size);
  3627. if (skb) {
  3628. skb_put(skb, rx_size);
  3629. skb_copy_to_linear_data(skb, pbuff, rx_size);
  3630. /* Update Counters */
  3631. tp->MacStat.rx_packets++;
  3632. tp->MacStat.rx_bytes += skb->len;
  3633. /* Kick the packet on up. */
  3634. skb->protocol = tr_type_trans(skb, dev);
  3635. netif_rx(skb);
  3636. dev->last_rx = jiffies;
  3637. } else {
  3638. }
  3639. }
  3640. else
  3641. smctr_process_rx_packet((MAC_HEADER *)pbuff,
  3642. rx_size, dev, status);
  3643. }
  3644. smctr_enable_16bit(dev);
  3645. smctr_set_page(dev, (__u8 *)tp->ram_access);
  3646. smctr_update_rx_chain(dev, queue);
  3647. if(err != SUCCESS)
  3648. break;
  3649. }
  3650. return (err);
  3651. }
  3652. static int smctr_send_dat(struct net_device *dev)
  3653. {
  3654. struct net_local *tp = netdev_priv(dev);
  3655. unsigned int i, err;
  3656. MAC_HEADER *tmf;
  3657. FCBlock *fcb;
  3658. if(smctr_debug > 10)
  3659. printk(KERN_DEBUG "%s: smctr_send_dat\n", dev->name);
  3660. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE,
  3661. sizeof(MAC_HEADER))) == (FCBlock *)(-1L))
  3662. {
  3663. return (OUT_OF_RESOURCES);
  3664. }
  3665. /* Initialize DAT Data Fields. */
  3666. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3667. tmf->ac = MSB(AC_FC_DAT);
  3668. tmf->fc = LSB(AC_FC_DAT);
  3669. for(i = 0; i < 6; i++)
  3670. {
  3671. tmf->sa[i] = dev->dev_addr[i];
  3672. tmf->da[i] = dev->dev_addr[i];
  3673. }
  3674. tmf->vc = DAT;
  3675. tmf->dc_sc = DC_RS | SC_RS;
  3676. tmf->vl = 4;
  3677. tmf->vl = SWAP_BYTES(tmf->vl);
  3678. /* Start Transmit. */
  3679. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3680. return (err);
  3681. /* Wait for Transmit to Complete */
  3682. for(i = 0; i < 10000; i++)
  3683. {
  3684. if(fcb->frame_status & FCB_COMMAND_DONE)
  3685. break;
  3686. mdelay(1);
  3687. }
  3688. /* Check if GOOD frame Tx'ed. */
  3689. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3690. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3691. {
  3692. return (INITIALIZE_FAILED);
  3693. }
  3694. /* De-allocated Tx FCB and Frame Buffer
  3695. * The FCB must be de-allocated manually if executing with
  3696. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3697. * will de-allocate it when the interrupt occurs.
  3698. */
  3699. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3700. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3701. return (0);
  3702. }
  3703. static void smctr_timeout(struct net_device *dev)
  3704. {
  3705. /*
  3706. * If we get here, some higher level has decided we are broken.
  3707. * There should really be a "kick me" function call instead.
  3708. *
  3709. * Resetting the token ring adapter takes a long time so just
  3710. * fake transmission time and go on trying. Our own timeout
  3711. * routine is in sktr_timer_chk()
  3712. */
  3713. dev->trans_start = jiffies;
  3714. netif_wake_queue(dev);
  3715. }
  3716. /*
  3717. * Gets skb from system, queues it and checks if it can be sent
  3718. */
  3719. static int smctr_send_packet(struct sk_buff *skb, struct net_device *dev)
  3720. {
  3721. struct net_local *tp = netdev_priv(dev);
  3722. if(smctr_debug > 10)
  3723. printk(KERN_DEBUG "%s: smctr_send_packet\n", dev->name);
  3724. /*
  3725. * Block a transmit overlap
  3726. */
  3727. netif_stop_queue(dev);
  3728. if(tp->QueueSkb == 0)
  3729. return (1); /* Return with tbusy set: queue full */
  3730. tp->QueueSkb--;
  3731. skb_queue_tail(&tp->SendSkbQueue, skb);
  3732. smctr_hardware_send_packet(dev, tp);
  3733. if(tp->QueueSkb > 0)
  3734. netif_wake_queue(dev);
  3735. return (0);
  3736. }
  3737. static int smctr_send_lobe_media_test(struct net_device *dev)
  3738. {
  3739. struct net_local *tp = netdev_priv(dev);
  3740. MAC_SUB_VECTOR *tsv;
  3741. MAC_HEADER *tmf;
  3742. FCBlock *fcb;
  3743. __u32 i;
  3744. int err;
  3745. if(smctr_debug > 15)
  3746. printk(KERN_DEBUG "%s: smctr_send_lobe_media_test\n", dev->name);
  3747. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(struct trh_hdr)
  3748. + S_WRAP_DATA + S_WRAP_DATA)) == (FCBlock *)(-1L))
  3749. {
  3750. return (OUT_OF_RESOURCES);
  3751. }
  3752. /* Initialize DAT Data Fields. */
  3753. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3754. tmf->ac = MSB(AC_FC_LOBE_MEDIA_TEST);
  3755. tmf->fc = LSB(AC_FC_LOBE_MEDIA_TEST);
  3756. for(i = 0; i < 6; i++)
  3757. {
  3758. tmf->da[i] = 0;
  3759. tmf->sa[i] = dev->dev_addr[i];
  3760. }
  3761. tmf->vc = LOBE_MEDIA_TEST;
  3762. tmf->dc_sc = DC_RS | SC_RS;
  3763. tmf->vl = 4;
  3764. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3765. smctr_make_wrap_data(dev, tsv);
  3766. tmf->vl += tsv->svl;
  3767. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3768. smctr_make_wrap_data(dev, tsv);
  3769. tmf->vl += tsv->svl;
  3770. /* Start Transmit. */
  3771. tmf->vl = SWAP_BYTES(tmf->vl);
  3772. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  3773. return (err);
  3774. /* Wait for Transmit to Complete. (10 ms). */
  3775. for(i=0; i < 10000; i++)
  3776. {
  3777. if(fcb->frame_status & FCB_COMMAND_DONE)
  3778. break;
  3779. mdelay(1);
  3780. }
  3781. /* Check if GOOD frame Tx'ed */
  3782. if(!(fcb->frame_status & FCB_COMMAND_DONE)
  3783. || fcb->frame_status & (FCB_TX_STATUS_E | FCB_TX_AC_BITS))
  3784. {
  3785. return (LOBE_MEDIA_TEST_FAILED);
  3786. }
  3787. /* De-allocated Tx FCB and Frame Buffer
  3788. * The FCB must be de-allocated manually if executing with
  3789. * interrupts disabled, other wise the ISR (LM_Service_Events)
  3790. * will de-allocate it when the interrupt occurs.
  3791. */
  3792. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  3793. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  3794. return (0);
  3795. }
  3796. static int smctr_send_rpt_addr(struct net_device *dev, MAC_HEADER *rmf,
  3797. __u16 correlator)
  3798. {
  3799. MAC_HEADER *tmf;
  3800. MAC_SUB_VECTOR *tsv;
  3801. FCBlock *fcb;
  3802. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3803. + S_CORRELATOR + S_PHYSICAL_DROP + S_UPSTREAM_NEIGHBOR_ADDRESS
  3804. + S_ADDRESS_MODIFER + S_GROUP_ADDRESS + S_FUNCTIONAL_ADDRESS))
  3805. == (FCBlock *)(-1L))
  3806. {
  3807. return (0);
  3808. }
  3809. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3810. tmf->vc = RPT_ADDR;
  3811. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3812. tmf->vl = 4;
  3813. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ADDR);
  3814. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3815. smctr_make_corr(dev, tsv, correlator);
  3816. tmf->vl += tsv->svl;
  3817. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3818. smctr_make_phy_drop_num(dev, tsv);
  3819. tmf->vl += tsv->svl;
  3820. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3821. smctr_make_upstream_neighbor_addr(dev, tsv);
  3822. tmf->vl += tsv->svl;
  3823. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3824. smctr_make_addr_mod(dev, tsv);
  3825. tmf->vl += tsv->svl;
  3826. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3827. smctr_make_group_addr(dev, tsv);
  3828. tmf->vl += tsv->svl;
  3829. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3830. smctr_make_funct_addr(dev, tsv);
  3831. tmf->vl += tsv->svl;
  3832. /* Subtract out MVID and MVL which is
  3833. * include in both vl and MAC_HEADER
  3834. */
  3835. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3836. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3837. */
  3838. tmf->vl = SWAP_BYTES(tmf->vl);
  3839. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3840. }
  3841. static int smctr_send_rpt_attch(struct net_device *dev, MAC_HEADER *rmf,
  3842. __u16 correlator)
  3843. {
  3844. MAC_HEADER *tmf;
  3845. MAC_SUB_VECTOR *tsv;
  3846. FCBlock *fcb;
  3847. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3848. + S_CORRELATOR + S_PRODUCT_INSTANCE_ID + S_FUNCTIONAL_ADDRESS
  3849. + S_AUTHORIZED_FUNCTION_CLASS + S_AUTHORIZED_ACCESS_PRIORITY))
  3850. == (FCBlock *)(-1L))
  3851. {
  3852. return (0);
  3853. }
  3854. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3855. tmf->vc = RPT_ATTCH;
  3856. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3857. tmf->vl = 4;
  3858. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_ATTCH);
  3859. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3860. smctr_make_corr(dev, tsv, correlator);
  3861. tmf->vl += tsv->svl;
  3862. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3863. smctr_make_product_id(dev, tsv);
  3864. tmf->vl += tsv->svl;
  3865. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3866. smctr_make_funct_addr(dev, tsv);
  3867. tmf->vl += tsv->svl;
  3868. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3869. smctr_make_auth_funct_class(dev, tsv);
  3870. tmf->vl += tsv->svl;
  3871. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3872. smctr_make_access_pri(dev, tsv);
  3873. tmf->vl += tsv->svl;
  3874. /* Subtract out MVID and MVL which is
  3875. * include in both vl and MAC_HEADER
  3876. */
  3877. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3878. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3879. */
  3880. tmf->vl = SWAP_BYTES(tmf->vl);
  3881. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3882. }
  3883. static int smctr_send_rpt_state(struct net_device *dev, MAC_HEADER *rmf,
  3884. __u16 correlator)
  3885. {
  3886. MAC_HEADER *tmf;
  3887. MAC_SUB_VECTOR *tsv;
  3888. FCBlock *fcb;
  3889. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3890. + S_CORRELATOR + S_RING_STATION_VERSION_NUMBER
  3891. + S_RING_STATION_STATUS + S_STATION_IDENTIFER))
  3892. == (FCBlock *)(-1L))
  3893. {
  3894. return (0);
  3895. }
  3896. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3897. tmf->vc = RPT_STATE;
  3898. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3899. tmf->vl = 4;
  3900. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_STATE);
  3901. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3902. smctr_make_corr(dev, tsv, correlator);
  3903. tmf->vl += tsv->svl;
  3904. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3905. smctr_make_ring_station_version(dev, tsv);
  3906. tmf->vl += tsv->svl;
  3907. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3908. smctr_make_ring_station_status(dev, tsv);
  3909. tmf->vl += tsv->svl;
  3910. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3911. smctr_make_station_id(dev, tsv);
  3912. tmf->vl += tsv->svl;
  3913. /* Subtract out MVID and MVL which is
  3914. * include in both vl and MAC_HEADER
  3915. */
  3916. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3917. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3918. */
  3919. tmf->vl = SWAP_BYTES(tmf->vl);
  3920. return (smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3921. }
  3922. static int smctr_send_rpt_tx_forward(struct net_device *dev,
  3923. MAC_HEADER *rmf, __u16 tx_fstatus)
  3924. {
  3925. MAC_HEADER *tmf;
  3926. MAC_SUB_VECTOR *tsv;
  3927. FCBlock *fcb;
  3928. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3929. + S_TRANSMIT_STATUS_CODE)) == (FCBlock *)(-1L))
  3930. {
  3931. return (0);
  3932. }
  3933. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3934. tmf->vc = RPT_TX_FORWARD;
  3935. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3936. tmf->vl = 4;
  3937. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RPT_TX_FORWARD);
  3938. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3939. smctr_make_tx_status_code(dev, tsv, tx_fstatus);
  3940. tmf->vl += tsv->svl;
  3941. /* Subtract out MVID and MVL which is
  3942. * include in both vl and MAC_HEADER
  3943. */
  3944. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3945. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  3946. */
  3947. tmf->vl = SWAP_BYTES(tmf->vl);
  3948. return(smctr_trc_send_packet(dev, fcb, MAC_QUEUE));
  3949. }
  3950. static int smctr_send_rsp(struct net_device *dev, MAC_HEADER *rmf,
  3951. __u16 rcode, __u16 correlator)
  3952. {
  3953. MAC_HEADER *tmf;
  3954. MAC_SUB_VECTOR *tsv;
  3955. FCBlock *fcb;
  3956. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3957. + S_CORRELATOR + S_RESPONSE_CODE)) == (FCBlock *)(-1L))
  3958. {
  3959. return (0);
  3960. }
  3961. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3962. tmf->vc = RSP;
  3963. tmf->dc_sc = (rmf->dc_sc & SC_MASK) << 4;
  3964. tmf->vl = 4;
  3965. smctr_make_8025_hdr(dev, rmf, tmf, AC_FC_RSP);
  3966. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3967. smctr_make_corr(dev, tsv, correlator);
  3968. return (0);
  3969. }
  3970. static int smctr_send_rq_init(struct net_device *dev)
  3971. {
  3972. struct net_local *tp = netdev_priv(dev);
  3973. MAC_HEADER *tmf;
  3974. MAC_SUB_VECTOR *tsv;
  3975. FCBlock *fcb;
  3976. unsigned int i, count = 0;
  3977. __u16 fstatus;
  3978. int err;
  3979. do {
  3980. if(((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, sizeof(MAC_HEADER)
  3981. + S_PRODUCT_INSTANCE_ID + S_UPSTREAM_NEIGHBOR_ADDRESS
  3982. + S_RING_STATION_VERSION_NUMBER + S_ADDRESS_MODIFER))
  3983. == (FCBlock *)(-1L)))
  3984. {
  3985. return (0);
  3986. }
  3987. tmf = (MAC_HEADER *)fcb->bdb_ptr->data_block_ptr;
  3988. tmf->vc = RQ_INIT;
  3989. tmf->dc_sc = DC_RPS | SC_RS;
  3990. tmf->vl = 4;
  3991. smctr_make_8025_hdr(dev, NULL, tmf, AC_FC_RQ_INIT);
  3992. tsv = (MAC_SUB_VECTOR *)((__u32)tmf + sizeof(MAC_HEADER));
  3993. smctr_make_product_id(dev, tsv);
  3994. tmf->vl += tsv->svl;
  3995. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3996. smctr_make_upstream_neighbor_addr(dev, tsv);
  3997. tmf->vl += tsv->svl;
  3998. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  3999. smctr_make_ring_station_version(dev, tsv);
  4000. tmf->vl += tsv->svl;
  4001. tsv = (MAC_SUB_VECTOR *)((__u32)tsv + tsv->svl);
  4002. smctr_make_addr_mod(dev, tsv);
  4003. tmf->vl += tsv->svl;
  4004. /* Subtract out MVID and MVL which is
  4005. * include in both vl and MAC_HEADER
  4006. */
  4007. /* fcb->frame_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4008. fcb->bdb_ptr->buffer_length = tmf->vl + sizeof(MAC_HEADER) - 4;
  4009. */
  4010. tmf->vl = SWAP_BYTES(tmf->vl);
  4011. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4012. return (err);
  4013. /* Wait for Transmit to Complete */
  4014. for(i = 0; i < 10000; i++)
  4015. {
  4016. if(fcb->frame_status & FCB_COMMAND_DONE)
  4017. break;
  4018. mdelay(1);
  4019. }
  4020. /* Check if GOOD frame Tx'ed */
  4021. fstatus = fcb->frame_status;
  4022. if(!(fstatus & FCB_COMMAND_DONE))
  4023. return (HARDWARE_FAILED);
  4024. if(!(fstatus & FCB_TX_STATUS_E))
  4025. count++;
  4026. /* De-allocated Tx FCB and Frame Buffer
  4027. * The FCB must be de-allocated manually if executing with
  4028. * interrupts disabled, other wise the ISR (LM_Service_Events)
  4029. * will de-allocate it when the interrupt occurs.
  4030. */
  4031. tp->tx_queue_status[MAC_QUEUE] = NOT_TRANSMITING;
  4032. smctr_update_tx_chain(dev, fcb, MAC_QUEUE);
  4033. } while(count < 4 && ((fstatus & FCB_TX_AC_BITS) ^ FCB_TX_AC_BITS));
  4034. return (smctr_join_complete_state(dev));
  4035. }
  4036. static int smctr_send_tx_forward(struct net_device *dev, MAC_HEADER *rmf,
  4037. __u16 *tx_fstatus)
  4038. {
  4039. struct net_local *tp = netdev_priv(dev);
  4040. FCBlock *fcb;
  4041. unsigned int i;
  4042. int err;
  4043. /* Check if this is the END POINT of the Transmit Forward Chain. */
  4044. if(rmf->vl <= 18)
  4045. return (0);
  4046. /* Allocate Transmit FCB only by requesting 0 bytes
  4047. * of data buffer.
  4048. */
  4049. if((fcb = smctr_get_tx_fcb(dev, MAC_QUEUE, 0)) == (FCBlock *)(-1L))
  4050. return (0);
  4051. /* Set pointer to Transmit Frame Buffer to the data
  4052. * portion of the received TX Forward frame, making
  4053. * sure to skip over the Vector Code (vc) and Vector
  4054. * length (vl).
  4055. */
  4056. fcb->bdb_ptr->trc_data_block_ptr = TRC_POINTER((__u32)rmf
  4057. + sizeof(MAC_HEADER) + 2);
  4058. fcb->bdb_ptr->data_block_ptr = (__u16 *)((__u32)rmf
  4059. + sizeof(MAC_HEADER) + 2);
  4060. fcb->frame_length = rmf->vl - 4 - 2;
  4061. fcb->bdb_ptr->buffer_length = rmf->vl - 4 - 2;
  4062. if((err = smctr_trc_send_packet(dev, fcb, MAC_QUEUE)))
  4063. return (err);
  4064. /* Wait for Transmit to Complete */
  4065. for(i = 0; i < 10000; i++)
  4066. {
  4067. if(fcb->frame_status & FCB_COMMAND_DONE)
  4068. break;
  4069. mdelay(1);
  4070. }
  4071. /* Check if GOOD frame Tx'ed */
  4072. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4073. {
  4074. if((err = smctr_issue_resume_tx_fcb_cmd(dev, MAC_QUEUE)))
  4075. return (err);
  4076. for(i = 0; i < 10000; i++)
  4077. {
  4078. if(fcb->frame_status & FCB_COMMAND_DONE)
  4079. break;
  4080. mdelay(1);
  4081. }
  4082. if(!(fcb->frame_status & FCB_COMMAND_DONE))
  4083. return (HARDWARE_FAILED);
  4084. }
  4085. *tx_fstatus = fcb->frame_status;
  4086. return (A_FRAME_WAS_FORWARDED);
  4087. }
  4088. static int smctr_set_auth_access_pri(struct net_device *dev,
  4089. MAC_SUB_VECTOR *rsv)
  4090. {
  4091. struct net_local *tp = netdev_priv(dev);
  4092. if(rsv->svl != S_AUTHORIZED_ACCESS_PRIORITY)
  4093. return (E_SUB_VECTOR_LENGTH_ERROR);
  4094. tp->authorized_access_priority = (rsv->svv[0] << 8 | rsv->svv[1]);
  4095. return (POSITIVE_ACK);
  4096. }
  4097. static int smctr_set_auth_funct_class(struct net_device *dev,
  4098. MAC_SUB_VECTOR *rsv)
  4099. {
  4100. struct net_local *tp = netdev_priv(dev);
  4101. if(rsv->svl != S_AUTHORIZED_FUNCTION_CLASS)
  4102. return (E_SUB_VECTOR_LENGTH_ERROR);
  4103. tp->authorized_function_classes = (rsv->svv[0] << 8 | rsv->svv[1]);
  4104. return (POSITIVE_ACK);
  4105. }
  4106. static int smctr_set_corr(struct net_device *dev, MAC_SUB_VECTOR *rsv,
  4107. __u16 *correlator)
  4108. {
  4109. if(rsv->svl != S_CORRELATOR)
  4110. return (E_SUB_VECTOR_LENGTH_ERROR);
  4111. *correlator = (rsv->svv[0] << 8 | rsv->svv[1]);
  4112. return (POSITIVE_ACK);
  4113. }
  4114. static int smctr_set_error_timer_value(struct net_device *dev,
  4115. MAC_SUB_VECTOR *rsv)
  4116. {
  4117. __u16 err_tval;
  4118. int err;
  4119. if(rsv->svl != S_ERROR_TIMER_VALUE)
  4120. return (E_SUB_VECTOR_LENGTH_ERROR);
  4121. err_tval = (rsv->svv[0] << 8 | rsv->svv[1])*10;
  4122. smctr_issue_write_word_cmd(dev, RW_TER_THRESHOLD, &err_tval);
  4123. if((err = smctr_wait_cmd(dev)))
  4124. return (err);
  4125. return (POSITIVE_ACK);
  4126. }
  4127. static int smctr_set_frame_forward(struct net_device *dev,
  4128. MAC_SUB_VECTOR *rsv, __u8 dc_sc)
  4129. {
  4130. if((rsv->svl < 2) || (rsv->svl > S_FRAME_FORWARD))
  4131. return (E_SUB_VECTOR_LENGTH_ERROR);
  4132. if((dc_sc & DC_MASK) != DC_CRS)
  4133. {
  4134. if(rsv->svl >= 2 && rsv->svl < 20)
  4135. return (E_TRANSMIT_FORWARD_INVALID);
  4136. if((rsv->svv[0] != 0) || (rsv->svv[1] != 0))
  4137. return (E_TRANSMIT_FORWARD_INVALID);
  4138. }
  4139. return (POSITIVE_ACK);
  4140. }
  4141. static int smctr_set_local_ring_num(struct net_device *dev,
  4142. MAC_SUB_VECTOR *rsv)
  4143. {
  4144. struct net_local *tp = netdev_priv(dev);
  4145. if(rsv->svl != S_LOCAL_RING_NUMBER)
  4146. return (E_SUB_VECTOR_LENGTH_ERROR);
  4147. if(tp->ptr_local_ring_num)
  4148. *(__u16 *)(tp->ptr_local_ring_num)
  4149. = (rsv->svv[0] << 8 | rsv->svv[1]);
  4150. return (POSITIVE_ACK);
  4151. }
  4152. static unsigned short smctr_set_ctrl_attention(struct net_device *dev)
  4153. {
  4154. struct net_local *tp = netdev_priv(dev);
  4155. int ioaddr = dev->base_addr;
  4156. if(tp->bic_type == BIC_585_CHIP)
  4157. outb((tp->trc_mask | HWR_CA), ioaddr + HWR);
  4158. else
  4159. {
  4160. outb((tp->trc_mask | CSR_CA), ioaddr + CSR);
  4161. outb(tp->trc_mask, ioaddr + CSR);
  4162. }
  4163. return (0);
  4164. }
  4165. static void smctr_set_multicast_list(struct net_device *dev)
  4166. {
  4167. if(smctr_debug > 10)
  4168. printk(KERN_DEBUG "%s: smctr_set_multicast_list\n", dev->name);
  4169. return;
  4170. }
  4171. static int smctr_set_page(struct net_device *dev, __u8 *buf)
  4172. {
  4173. struct net_local *tp = netdev_priv(dev);
  4174. __u8 amask;
  4175. __u32 tptr;
  4176. tptr = (__u32)buf - (__u32)tp->ram_access;
  4177. amask = (__u8)((tptr & PR_PAGE_MASK) >> 8);
  4178. outb(amask, dev->base_addr + PR);
  4179. return (0);
  4180. }
  4181. static int smctr_set_phy_drop(struct net_device *dev, MAC_SUB_VECTOR *rsv)
  4182. {
  4183. int err;
  4184. if(rsv->svl != S_PHYSICAL_DROP)
  4185. return (E_SUB_VECTOR_LENGTH_ERROR);
  4186. smctr_issue_write_byte_cmd(dev, RW_PHYSICAL_DROP_NUMBER, &rsv->svv[0]);
  4187. if((err = smctr_wait_cmd(dev)))
  4188. return (err);
  4189. return (POSITIVE_ACK);
  4190. }
  4191. /* Reset the ring speed to the opposite of what it was. This auto-pilot
  4192. * mode requires a complete reset and re-init of the adapter.
  4193. */
  4194. static int smctr_set_ring_speed(struct net_device *dev)
  4195. {
  4196. struct net_local *tp = netdev_priv(dev);
  4197. int err;
  4198. if(tp->media_type == MEDIA_UTP_16)
  4199. tp->media_type = MEDIA_UTP_4;
  4200. else
  4201. tp->media_type = MEDIA_UTP_16;
  4202. smctr_enable_16bit(dev);
  4203. /* Re-Initialize adapter's internal registers */
  4204. smctr_reset_adapter(dev);
  4205. if((err = smctr_init_card_real(dev)))
  4206. return (err);
  4207. smctr_enable_bic_int(dev);
  4208. if((err = smctr_issue_enable_int_cmd(dev, TRC_INTERRUPT_ENABLE_MASK)))
  4209. return (err);
  4210. smctr_disable_16bit(dev);
  4211. return (0);
  4212. }
  4213. static int smctr_set_rx_look_ahead(struct net_device *dev)
  4214. {
  4215. struct net_local *tp = netdev_priv(dev);
  4216. __u16 sword, rword;
  4217. if(smctr_debug > 10)
  4218. printk(KERN_DEBUG "%s: smctr_set_rx_look_ahead_flag\n", dev->name);
  4219. tp->adapter_flags &= ~(FORCED_16BIT_MODE);
  4220. tp->adapter_flags |= RX_VALID_LOOKAHEAD;
  4221. if(tp->adapter_bus == BUS_ISA16_TYPE)
  4222. {
  4223. sword = *((__u16 *)(tp->ram_access));
  4224. *((__u16 *)(tp->ram_access)) = 0x1234;
  4225. smctr_disable_16bit(dev);
  4226. rword = *((__u16 *)(tp->ram_access));
  4227. smctr_enable_16bit(dev);
  4228. if(rword != 0x1234)
  4229. tp->adapter_flags |= FORCED_16BIT_MODE;
  4230. *((__u16 *)(tp->ram_access)) = sword;
  4231. }
  4232. return (0);
  4233. }
  4234. static int smctr_set_trc_reset(int ioaddr)
  4235. {
  4236. __u8 r;
  4237. r = inb(ioaddr + MSR);
  4238. outb(MSR_RST | r, ioaddr + MSR);
  4239. return (0);
  4240. }
  4241. /*
  4242. * This function can be called if the adapter is busy or not.
  4243. */
  4244. static int smctr_setup_single_cmd(struct net_device *dev,
  4245. __u16 command, __u16 subcommand)
  4246. {
  4247. struct net_local *tp = netdev_priv(dev);
  4248. unsigned int err;
  4249. if(smctr_debug > 10)
  4250. printk(KERN_DEBUG "%s: smctr_setup_single_cmd\n", dev->name);
  4251. if((err = smctr_wait_while_cbusy(dev)))
  4252. return (err);
  4253. if((err = (unsigned int)smctr_wait_cmd(dev)))
  4254. return (err);
  4255. tp->acb_head->cmd_done_status = 0;
  4256. tp->acb_head->cmd = command;
  4257. tp->acb_head->subcmd = subcommand;
  4258. err = smctr_issue_resume_acb_cmd(dev);
  4259. return (err);
  4260. }
  4261. /*
  4262. * This function can not be called with the adapter busy.
  4263. */
  4264. static int smctr_setup_single_cmd_w_data(struct net_device *dev,
  4265. __u16 command, __u16 subcommand)
  4266. {
  4267. struct net_local *tp = netdev_priv(dev);
  4268. tp->acb_head->cmd_done_status = ACB_COMMAND_NOT_DONE;
  4269. tp->acb_head->cmd = command;
  4270. tp->acb_head->subcmd = subcommand;
  4271. tp->acb_head->data_offset_lo
  4272. = (__u16)TRC_POINTER(tp->misc_command_data);
  4273. return(smctr_issue_resume_acb_cmd(dev));
  4274. }
  4275. static char *smctr_malloc(struct net_device *dev, __u16 size)
  4276. {
  4277. struct net_local *tp = netdev_priv(dev);
  4278. char *m;
  4279. m = (char *)(tp->ram_access + tp->sh_mem_used);
  4280. tp->sh_mem_used += (__u32)size;
  4281. return (m);
  4282. }
  4283. static int smctr_status_chg(struct net_device *dev)
  4284. {
  4285. struct net_local *tp = netdev_priv(dev);
  4286. if(smctr_debug > 10)
  4287. printk(KERN_DEBUG "%s: smctr_status_chg\n", dev->name);
  4288. switch(tp->status)
  4289. {
  4290. case OPEN:
  4291. break;
  4292. case CLOSED:
  4293. break;
  4294. /* Interrupt driven open() completion. XXX */
  4295. case INITIALIZED:
  4296. tp->group_address_0 = 0;
  4297. tp->group_address[0] = 0;
  4298. tp->group_address[1] = 0;
  4299. tp->functional_address_0 = 0;
  4300. tp->functional_address[0] = 0;
  4301. tp->functional_address[1] = 0;
  4302. smctr_open_tr(dev);
  4303. break;
  4304. default:
  4305. printk(KERN_INFO "%s: status change unknown %x\n",
  4306. dev->name, tp->status);
  4307. break;
  4308. }
  4309. return (0);
  4310. }
  4311. static int smctr_trc_send_packet(struct net_device *dev, FCBlock *fcb,
  4312. __u16 queue)
  4313. {
  4314. struct net_local *tp = netdev_priv(dev);
  4315. int err = 0;
  4316. if(smctr_debug > 10)
  4317. printk(KERN_DEBUG "%s: smctr_trc_send_packet\n", dev->name);
  4318. fcb->info = FCB_CHAIN_END | FCB_ENABLE_TFS;
  4319. if(tp->num_tx_fcbs[queue] != 1)
  4320. fcb->back_ptr->info = FCB_INTERRUPT_ENABLE | FCB_ENABLE_TFS;
  4321. if(tp->tx_queue_status[queue] == NOT_TRANSMITING)
  4322. {
  4323. tp->tx_queue_status[queue] = TRANSMITING;
  4324. err = smctr_issue_resume_tx_fcb_cmd(dev, queue);
  4325. }
  4326. return (err);
  4327. }
  4328. static __u16 smctr_tx_complete(struct net_device *dev, __u16 queue)
  4329. {
  4330. struct net_local *tp = netdev_priv(dev);
  4331. __u16 status, err = 0;
  4332. int cstatus;
  4333. if(smctr_debug > 10)
  4334. printk(KERN_DEBUG "%s: smctr_tx_complete\n", dev->name);
  4335. while((status = tp->tx_fcb_end[queue]->frame_status) != SUCCESS)
  4336. {
  4337. if(status & 0x7e00 )
  4338. {
  4339. err = HARDWARE_FAILED;
  4340. break;
  4341. }
  4342. if((err = smctr_update_tx_chain(dev, tp->tx_fcb_end[queue],
  4343. queue)) != SUCCESS)
  4344. break;
  4345. smctr_disable_16bit(dev);
  4346. if(tp->mode_bits & UMAC)
  4347. {
  4348. if(!(status & (FCB_TX_STATUS_AR1 | FCB_TX_STATUS_AR2)))
  4349. cstatus = NO_SUCH_DESTINATION;
  4350. else
  4351. {
  4352. if(!(status & (FCB_TX_STATUS_CR1 | FCB_TX_STATUS_CR2)))
  4353. cstatus = DEST_OUT_OF_RESOURCES;
  4354. else
  4355. {
  4356. if(status & FCB_TX_STATUS_E)
  4357. cstatus = MAX_COLLISIONS;
  4358. else
  4359. cstatus = SUCCESS;
  4360. }
  4361. }
  4362. }
  4363. else
  4364. cstatus = SUCCESS;
  4365. if(queue == BUG_QUEUE)
  4366. err = SUCCESS;
  4367. smctr_enable_16bit(dev);
  4368. if(err != SUCCESS)
  4369. break;
  4370. }
  4371. return (err);
  4372. }
  4373. static unsigned short smctr_tx_move_frame(struct net_device *dev,
  4374. struct sk_buff *skb, __u8 *pbuff, unsigned int bytes)
  4375. {
  4376. struct net_local *tp = netdev_priv(dev);
  4377. unsigned int ram_usable;
  4378. __u32 flen, len, offset = 0;
  4379. __u8 *frag, *page;
  4380. if(smctr_debug > 10)
  4381. printk(KERN_DEBUG "%s: smctr_tx_move_frame\n", dev->name);
  4382. ram_usable = ((unsigned int)tp->ram_usable) << 10;
  4383. frag = skb->data;
  4384. flen = skb->len;
  4385. while(flen > 0 && bytes > 0)
  4386. {
  4387. smctr_set_page(dev, pbuff);
  4388. offset = SMC_PAGE_OFFSET(pbuff);
  4389. if(offset + flen > ram_usable)
  4390. len = ram_usable - offset;
  4391. else
  4392. len = flen;
  4393. if(len > bytes)
  4394. len = bytes;
  4395. page = (char *) (offset + tp->ram_access);
  4396. memcpy(page, frag, len);
  4397. flen -=len;
  4398. bytes -= len;
  4399. frag += len;
  4400. pbuff += len;
  4401. }
  4402. return (0);
  4403. }
  4404. /* Update the error statistic counters for this adapter. */
  4405. static int smctr_update_err_stats(struct net_device *dev)
  4406. {
  4407. struct net_local *tp = netdev_priv(dev);
  4408. struct tr_statistics *tstat = &tp->MacStat;
  4409. if(tstat->internal_errors)
  4410. tstat->internal_errors
  4411. += *(tp->misc_command_data + 0) & 0x00ff;
  4412. if(tstat->line_errors)
  4413. tstat->line_errors += *(tp->misc_command_data + 0) >> 8;
  4414. if(tstat->A_C_errors)
  4415. tstat->A_C_errors += *(tp->misc_command_data + 1) & 0x00ff;
  4416. if(tstat->burst_errors)
  4417. tstat->burst_errors += *(tp->misc_command_data + 1) >> 8;
  4418. if(tstat->abort_delimiters)
  4419. tstat->abort_delimiters += *(tp->misc_command_data + 2) >> 8;
  4420. if(tstat->recv_congest_count)
  4421. tstat->recv_congest_count
  4422. += *(tp->misc_command_data + 3) & 0x00ff;
  4423. if(tstat->lost_frames)
  4424. tstat->lost_frames
  4425. += *(tp->misc_command_data + 3) >> 8;
  4426. if(tstat->frequency_errors)
  4427. tstat->frequency_errors += *(tp->misc_command_data + 4) & 0x00ff;
  4428. if(tstat->frame_copied_errors)
  4429. tstat->frame_copied_errors
  4430. += *(tp->misc_command_data + 4) >> 8;
  4431. if(tstat->token_errors)
  4432. tstat->token_errors += *(tp->misc_command_data + 5) >> 8;
  4433. return (0);
  4434. }
  4435. static int smctr_update_rx_chain(struct net_device *dev, __u16 queue)
  4436. {
  4437. struct net_local *tp = netdev_priv(dev);
  4438. FCBlock *fcb;
  4439. BDBlock *bdb;
  4440. __u16 size, len;
  4441. fcb = tp->rx_fcb_curr[queue];
  4442. len = fcb->frame_length;
  4443. fcb->frame_status = 0;
  4444. fcb->info = FCB_CHAIN_END;
  4445. fcb->back_ptr->info = FCB_WARNING;
  4446. tp->rx_fcb_curr[queue] = tp->rx_fcb_curr[queue]->next_ptr;
  4447. /* update RX BDBs */
  4448. size = (len >> RX_BDB_SIZE_SHIFT);
  4449. if(len & RX_DATA_BUFFER_SIZE_MASK)
  4450. size += sizeof(BDBlock);
  4451. size &= (~RX_BDB_SIZE_MASK);
  4452. /* check if wrap around */
  4453. bdb = (BDBlock *)((__u32)(tp->rx_bdb_curr[queue]) + (__u32)(size));
  4454. if((__u32)bdb >= (__u32)tp->rx_bdb_end[queue])
  4455. {
  4456. bdb = (BDBlock *)((__u32)(tp->rx_bdb_head[queue])
  4457. + (__u32)(bdb) - (__u32)(tp->rx_bdb_end[queue]));
  4458. }
  4459. bdb->back_ptr->info = BDB_CHAIN_END;
  4460. tp->rx_bdb_curr[queue]->back_ptr->info = BDB_NOT_CHAIN_END;
  4461. tp->rx_bdb_curr[queue] = bdb;
  4462. return (0);
  4463. }
  4464. static int smctr_update_tx_chain(struct net_device *dev, FCBlock *fcb,
  4465. __u16 queue)
  4466. {
  4467. struct net_local *tp = netdev_priv(dev);
  4468. if(smctr_debug > 20)
  4469. printk(KERN_DEBUG "smctr_update_tx_chain\n");
  4470. if(tp->num_tx_fcbs_used[queue] <= 0)
  4471. return (HARDWARE_FAILED);
  4472. else
  4473. {
  4474. if(tp->tx_buff_used[queue] < fcb->memory_alloc)
  4475. {
  4476. tp->tx_buff_used[queue] = 0;
  4477. return (HARDWARE_FAILED);
  4478. }
  4479. tp->tx_buff_used[queue] -= fcb->memory_alloc;
  4480. /* if all transmit buffer are cleared
  4481. * need to set the tx_buff_curr[] to tx_buff_head[]
  4482. * otherwise, tx buffer will be segregate and cannot
  4483. * accommodate and buffer greater than (curr - head) and
  4484. * (end - curr) since we do not allow wrap around allocation.
  4485. */
  4486. if(tp->tx_buff_used[queue] == 0)
  4487. tp->tx_buff_curr[queue] = tp->tx_buff_head[queue];
  4488. tp->num_tx_fcbs_used[queue]--;
  4489. fcb->frame_status = 0;
  4490. tp->tx_fcb_end[queue] = fcb->next_ptr;
  4491. netif_wake_queue(dev);
  4492. return (0);
  4493. }
  4494. }
  4495. static int smctr_wait_cmd(struct net_device *dev)
  4496. {
  4497. struct net_local *tp = netdev_priv(dev);
  4498. unsigned int loop_count = 0x20000;
  4499. if(smctr_debug > 10)
  4500. printk(KERN_DEBUG "%s: smctr_wait_cmd\n", dev->name);
  4501. while(loop_count)
  4502. {
  4503. if(tp->acb_head->cmd_done_status & ACB_COMMAND_DONE)
  4504. break;
  4505. udelay(1);
  4506. loop_count--;
  4507. }
  4508. if(loop_count == 0)
  4509. return(HARDWARE_FAILED);
  4510. if(tp->acb_head->cmd_done_status & 0xff)
  4511. return(HARDWARE_FAILED);
  4512. return (0);
  4513. }
  4514. static int smctr_wait_while_cbusy(struct net_device *dev)
  4515. {
  4516. struct net_local *tp = netdev_priv(dev);
  4517. unsigned int timeout = 0x20000;
  4518. int ioaddr = dev->base_addr;
  4519. __u8 r;
  4520. if(tp->bic_type == BIC_585_CHIP)
  4521. {
  4522. while(timeout)
  4523. {
  4524. r = inb(ioaddr + HWR);
  4525. if((r & HWR_CBUSY) == 0)
  4526. break;
  4527. timeout--;
  4528. }
  4529. }
  4530. else
  4531. {
  4532. while(timeout)
  4533. {
  4534. r = inb(ioaddr + CSR);
  4535. if((r & CSR_CBUSY) == 0)
  4536. break;
  4537. timeout--;
  4538. }
  4539. }
  4540. if(timeout)
  4541. return (0);
  4542. else
  4543. return (HARDWARE_FAILED);
  4544. }
  4545. #ifdef MODULE
  4546. static struct net_device* dev_smctr[SMCTR_MAX_ADAPTERS];
  4547. static int io[SMCTR_MAX_ADAPTERS];
  4548. static int irq[SMCTR_MAX_ADAPTERS];
  4549. MODULE_LICENSE("GPL");
  4550. module_param_array(io, int, NULL, 0);
  4551. module_param_array(irq, int, NULL, 0);
  4552. module_param(ringspeed, int, 0);
  4553. static struct net_device * __init setup_card(int n)
  4554. {
  4555. struct net_device *dev = alloc_trdev(sizeof(struct net_local));
  4556. int err;
  4557. if (!dev)
  4558. return ERR_PTR(-ENOMEM);
  4559. dev->irq = irq[n];
  4560. err = smctr_probe1(dev, io[n]);
  4561. if (err)
  4562. goto out;
  4563. err = register_netdev(dev);
  4564. if (err)
  4565. goto out1;
  4566. return dev;
  4567. out1:
  4568. #ifdef CONFIG_MCA_LEGACY
  4569. { struct net_local *tp = netdev_priv(dev);
  4570. if (tp->slot_num)
  4571. mca_mark_as_unused(tp->slot_num);
  4572. }
  4573. #endif
  4574. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4575. free_irq(dev->irq, dev);
  4576. out:
  4577. free_netdev(dev);
  4578. return ERR_PTR(err);
  4579. }
  4580. int __init init_module(void)
  4581. {
  4582. int i, found = 0;
  4583. struct net_device *dev;
  4584. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4585. dev = io[0]? setup_card(i) : smctr_probe(-1);
  4586. if (!IS_ERR(dev)) {
  4587. ++found;
  4588. dev_smctr[i] = dev;
  4589. }
  4590. }
  4591. return found ? 0 : -ENODEV;
  4592. }
  4593. void __exit cleanup_module(void)
  4594. {
  4595. int i;
  4596. for(i = 0; i < SMCTR_MAX_ADAPTERS; i++) {
  4597. struct net_device *dev = dev_smctr[i];
  4598. if (dev) {
  4599. unregister_netdev(dev);
  4600. #ifdef CONFIG_MCA_LEGACY
  4601. { struct net_local *tp = netdev_priv(dev);
  4602. if (tp->slot_num)
  4603. mca_mark_as_unused(tp->slot_num);
  4604. }
  4605. #endif
  4606. release_region(dev->base_addr, SMCTR_IO_EXTENT);
  4607. if (dev->irq)
  4608. free_irq(dev->irq, dev);
  4609. free_netdev(dev);
  4610. }
  4611. }
  4612. }
  4613. #endif /* MODULE */