ehca_classes.h 8.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347
  1. /*
  2. * IBM eServer eHCA Infiniband device driver for Linux on POWER
  3. *
  4. * Struct definition for eHCA internal structures
  5. *
  6. * Authors: Heiko J Schick <schickhj@de.ibm.com>
  7. * Christoph Raisch <raisch@de.ibm.com>
  8. *
  9. * Copyright (c) 2005 IBM Corporation
  10. *
  11. * All rights reserved.
  12. *
  13. * This source code is distributed under a dual license of GPL v2.0 and OpenIB
  14. * BSD.
  15. *
  16. * OpenIB BSD License
  17. *
  18. * Redistribution and use in source and binary forms, with or without
  19. * modification, are permitted provided that the following conditions are met:
  20. *
  21. * Redistributions of source code must retain the above copyright notice, this
  22. * list of conditions and the following disclaimer.
  23. *
  24. * Redistributions in binary form must reproduce the above copyright notice,
  25. * this list of conditions and the following disclaimer in the documentation
  26. * and/or other materials
  27. * provided with the distribution.
  28. *
  29. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  30. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  31. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  32. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  33. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  34. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  35. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  36. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  37. * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  38. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39. * POSSIBILITY OF SUCH DAMAGE.
  40. */
  41. #ifndef __EHCA_CLASSES_H__
  42. #define __EHCA_CLASSES_H__
  43. struct ehca_module;
  44. struct ehca_qp;
  45. struct ehca_cq;
  46. struct ehca_eq;
  47. struct ehca_mr;
  48. struct ehca_mw;
  49. struct ehca_pd;
  50. struct ehca_av;
  51. #include <linux/wait.h>
  52. #include <rdma/ib_verbs.h>
  53. #include <rdma/ib_user_verbs.h>
  54. #ifdef CONFIG_PPC64
  55. #include "ehca_classes_pSeries.h"
  56. #endif
  57. #include "ipz_pt_fn.h"
  58. #include "ehca_qes.h"
  59. #include "ehca_irq.h"
  60. #define EHCA_EQE_CACHE_SIZE 20
  61. struct ehca_eqe_cache_entry {
  62. struct ehca_eqe *eqe;
  63. struct ehca_cq *cq;
  64. };
  65. struct ehca_eq {
  66. u32 length;
  67. struct ipz_queue ipz_queue;
  68. struct ipz_eq_handle ipz_eq_handle;
  69. struct work_struct work;
  70. struct h_galpas galpas;
  71. int is_initialized;
  72. struct ehca_pfeq pf;
  73. spinlock_t spinlock;
  74. struct tasklet_struct interrupt_task;
  75. u32 ist;
  76. spinlock_t irq_spinlock;
  77. struct ehca_eqe_cache_entry eqe_cache[EHCA_EQE_CACHE_SIZE];
  78. };
  79. struct ehca_sport {
  80. struct ib_cq *ibcq_aqp1;
  81. struct ib_qp *ibqp_aqp1;
  82. enum ib_rate rate;
  83. enum ib_port_state port_state;
  84. };
  85. struct ehca_shca {
  86. struct ib_device ib_device;
  87. struct ibmebus_dev *ibmebus_dev;
  88. u8 num_ports;
  89. int hw_level;
  90. struct list_head shca_list;
  91. struct ipz_adapter_handle ipz_hca_handle;
  92. struct ehca_sport sport[2];
  93. struct ehca_eq eq;
  94. struct ehca_eq neq;
  95. struct ehca_mr *maxmr;
  96. struct ehca_pd *pd;
  97. struct h_galpas galpas;
  98. struct mutex modify_mutex;
  99. };
  100. struct ehca_pd {
  101. struct ib_pd ib_pd;
  102. struct ipz_pd fw_pd;
  103. u32 ownpid;
  104. };
  105. struct ehca_qp {
  106. struct ib_qp ib_qp;
  107. u32 qp_type;
  108. struct ipz_queue ipz_squeue;
  109. struct ipz_queue ipz_rqueue;
  110. struct h_galpas galpas;
  111. u32 qkey;
  112. u32 real_qp_num;
  113. u32 token;
  114. spinlock_t spinlock_s;
  115. spinlock_t spinlock_r;
  116. u32 sq_max_inline_data_size;
  117. struct ipz_qp_handle ipz_qp_handle;
  118. struct ehca_pfqp pf;
  119. struct ib_qp_init_attr init_attr;
  120. struct ehca_cq *send_cq;
  121. struct ehca_cq *recv_cq;
  122. unsigned int sqerr_purgeflag;
  123. struct hlist_node list_entries;
  124. /* mmap counter for resources mapped into user space */
  125. u32 mm_count_squeue;
  126. u32 mm_count_rqueue;
  127. u32 mm_count_galpa;
  128. };
  129. /* must be power of 2 */
  130. #define QP_HASHTAB_LEN 8
  131. struct ehca_cq {
  132. struct ib_cq ib_cq;
  133. struct ipz_queue ipz_queue;
  134. struct h_galpas galpas;
  135. spinlock_t spinlock;
  136. u32 cq_number;
  137. u32 token;
  138. u32 nr_of_entries;
  139. struct ipz_cq_handle ipz_cq_handle;
  140. struct ehca_pfcq pf;
  141. spinlock_t cb_lock;
  142. struct hlist_head qp_hashtab[QP_HASHTAB_LEN];
  143. struct list_head entry;
  144. u32 nr_callbacks; /* #events assigned to cpu by scaling code */
  145. u32 nr_events; /* #events seen */
  146. wait_queue_head_t wait_completion;
  147. spinlock_t task_lock;
  148. u32 ownpid;
  149. /* mmap counter for resources mapped into user space */
  150. u32 mm_count_queue;
  151. u32 mm_count_galpa;
  152. };
  153. enum ehca_mr_flag {
  154. EHCA_MR_FLAG_FMR = 0x80000000, /* FMR, created with ehca_alloc_fmr */
  155. EHCA_MR_FLAG_MAXMR = 0x40000000, /* max-MR */
  156. };
  157. struct ehca_mr {
  158. union {
  159. struct ib_mr ib_mr; /* must always be first in ehca_mr */
  160. struct ib_fmr ib_fmr; /* must always be first in ehca_mr */
  161. } ib;
  162. struct ib_umem *umem;
  163. spinlock_t mrlock;
  164. enum ehca_mr_flag flags;
  165. u32 num_pages; /* number of MR pages */
  166. u32 num_4k; /* number of 4k "page" portions to form MR */
  167. int acl; /* ACL (stored here for usage in reregister) */
  168. u64 *start; /* virtual start address (stored here for */
  169. /* usage in reregister) */
  170. u64 size; /* size (stored here for usage in reregister) */
  171. u32 fmr_page_size; /* page size for FMR */
  172. u32 fmr_max_pages; /* max pages for FMR */
  173. u32 fmr_max_maps; /* max outstanding maps for FMR */
  174. u32 fmr_map_cnt; /* map counter for FMR */
  175. /* fw specific data */
  176. struct ipz_mrmw_handle ipz_mr_handle; /* MR handle for h-calls */
  177. struct h_galpas galpas;
  178. /* data for userspace bridge */
  179. u32 nr_of_pages;
  180. void *pagearray;
  181. };
  182. struct ehca_mw {
  183. struct ib_mw ib_mw; /* gen2 mw, must always be first in ehca_mw */
  184. spinlock_t mwlock;
  185. u8 never_bound; /* indication MW was never bound */
  186. struct ipz_mrmw_handle ipz_mw_handle; /* MW handle for h-calls */
  187. struct h_galpas galpas;
  188. };
  189. enum ehca_mr_pgi_type {
  190. EHCA_MR_PGI_PHYS = 1, /* type of ehca_reg_phys_mr,
  191. * ehca_rereg_phys_mr,
  192. * ehca_reg_internal_maxmr */
  193. EHCA_MR_PGI_USER = 2, /* type of ehca_reg_user_mr */
  194. EHCA_MR_PGI_FMR = 3 /* type of ehca_map_phys_fmr */
  195. };
  196. struct ehca_mr_pginfo {
  197. enum ehca_mr_pgi_type type;
  198. u64 num_pages;
  199. u64 page_cnt;
  200. u64 num_4k; /* number of 4k "page" portions */
  201. u64 page_4k_cnt; /* counter for 4k "page" portions */
  202. u64 next_4k; /* next 4k "page" portion in buffer/chunk/listelem */
  203. /* type EHCA_MR_PGI_PHYS section */
  204. int num_phys_buf;
  205. struct ib_phys_buf *phys_buf_array;
  206. u64 next_buf;
  207. /* type EHCA_MR_PGI_USER section */
  208. struct ib_umem *region;
  209. struct ib_umem_chunk *next_chunk;
  210. u64 next_nmap;
  211. /* type EHCA_MR_PGI_FMR section */
  212. u64 *page_list;
  213. u64 next_listelem;
  214. /* next_4k also used within EHCA_MR_PGI_FMR */
  215. };
  216. /* output parameters for MR/FMR hipz calls */
  217. struct ehca_mr_hipzout_parms {
  218. struct ipz_mrmw_handle handle;
  219. u32 lkey;
  220. u32 rkey;
  221. u64 len;
  222. u64 vaddr;
  223. u32 acl;
  224. };
  225. /* output parameters for MW hipz calls */
  226. struct ehca_mw_hipzout_parms {
  227. struct ipz_mrmw_handle handle;
  228. u32 rkey;
  229. };
  230. struct ehca_av {
  231. struct ib_ah ib_ah;
  232. struct ehca_ud_av av;
  233. };
  234. struct ehca_ucontext {
  235. struct ib_ucontext ib_ucontext;
  236. };
  237. int ehca_init_pd_cache(void);
  238. void ehca_cleanup_pd_cache(void);
  239. int ehca_init_cq_cache(void);
  240. void ehca_cleanup_cq_cache(void);
  241. int ehca_init_qp_cache(void);
  242. void ehca_cleanup_qp_cache(void);
  243. int ehca_init_av_cache(void);
  244. void ehca_cleanup_av_cache(void);
  245. int ehca_init_mrmw_cache(void);
  246. void ehca_cleanup_mrmw_cache(void);
  247. extern spinlock_t ehca_qp_idr_lock;
  248. extern spinlock_t ehca_cq_idr_lock;
  249. extern spinlock_t hcall_lock;
  250. extern struct idr ehca_qp_idr;
  251. extern struct idr ehca_cq_idr;
  252. extern int ehca_static_rate;
  253. extern int ehca_port_act_time;
  254. extern int ehca_use_hp_mr;
  255. extern int ehca_scaling_code;
  256. struct ipzu_queue_resp {
  257. u32 qe_size; /* queue entry size */
  258. u32 act_nr_of_sg;
  259. u32 queue_length; /* queue length allocated in bytes */
  260. u32 pagesize;
  261. u32 toggle_state;
  262. u32 dummy; /* padding for 8 byte alignment */
  263. };
  264. struct ehca_create_cq_resp {
  265. u32 cq_number;
  266. u32 token;
  267. struct ipzu_queue_resp ipz_queue;
  268. };
  269. struct ehca_create_qp_resp {
  270. u32 qp_num;
  271. u32 token;
  272. u32 qp_type;
  273. u32 qkey;
  274. /* qp_num assigned by ehca: sqp0/1 may have got different numbers */
  275. u32 real_qp_num;
  276. u32 dummy; /* padding for 8 byte alignment */
  277. struct ipzu_queue_resp ipz_squeue;
  278. struct ipzu_queue_resp ipz_rqueue;
  279. };
  280. struct ehca_alloc_cq_parms {
  281. u32 nr_cqe;
  282. u32 act_nr_of_entries;
  283. u32 act_pages;
  284. struct ipz_eq_handle eq_handle;
  285. };
  286. struct ehca_alloc_qp_parms {
  287. int servicetype;
  288. int sigtype;
  289. int daqp_ctrl;
  290. int max_send_sge;
  291. int max_recv_sge;
  292. int ud_av_l_key_ctl;
  293. u16 act_nr_send_wqes;
  294. u16 act_nr_recv_wqes;
  295. u8 act_nr_recv_sges;
  296. u8 act_nr_send_sges;
  297. u32 nr_rq_pages;
  298. u32 nr_sq_pages;
  299. struct ipz_eq_handle ipz_eq_handle;
  300. struct ipz_pd pd;
  301. };
  302. int ehca_cq_assign_qp(struct ehca_cq *cq, struct ehca_qp *qp);
  303. int ehca_cq_unassign_qp(struct ehca_cq *cq, unsigned int qp_num);
  304. struct ehca_qp* ehca_cq_get_qp(struct ehca_cq *cq, int qp_num);
  305. #endif