pata_opti.c 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270
  1. /*
  2. * pata_opti.c - ATI PATA for new ATA layer
  3. * (C) 2005 Red Hat Inc
  4. * Alan Cox <alan@redhat.com>
  5. *
  6. * Based on
  7. * linux/drivers/ide/pci/opti621.c Version 0.7 Sept 10, 2002
  8. *
  9. * Copyright (C) 1996-1998 Linus Torvalds & authors (see below)
  10. *
  11. * Authors:
  12. * Jaromir Koutek <miri@punknet.cz>,
  13. * Jan Harkes <jaharkes@cwi.nl>,
  14. * Mark Lord <mlord@pobox.com>
  15. * Some parts of code are from ali14xx.c and from rz1000.c.
  16. *
  17. * Also consulted the FreeBSD prototype driver by Kevin Day to try
  18. * and resolve some confusions. Further documentation can be found in
  19. * Ralf Brown's interrupt list
  20. *
  21. * If you have other variants of the Opti range (Viper/Vendetta) please
  22. * try this driver with those PCI idents and report back. For the later
  23. * chips see the pata_optidma driver
  24. *
  25. */
  26. #include <linux/kernel.h>
  27. #include <linux/module.h>
  28. #include <linux/pci.h>
  29. #include <linux/init.h>
  30. #include <linux/blkdev.h>
  31. #include <linux/delay.h>
  32. #include <scsi/scsi_host.h>
  33. #include <linux/libata.h>
  34. #define DRV_NAME "pata_opti"
  35. #define DRV_VERSION "0.2.9"
  36. enum {
  37. READ_REG = 0, /* index of Read cycle timing register */
  38. WRITE_REG = 1, /* index of Write cycle timing register */
  39. CNTRL_REG = 3, /* index of Control register */
  40. STRAP_REG = 5, /* index of Strap register */
  41. MISC_REG = 6 /* index of Miscellaneous register */
  42. };
  43. /**
  44. * opti_pre_reset - probe begin
  45. * @ap: ATA port
  46. * @deadline: deadline jiffies for the operation
  47. *
  48. * Set up cable type and use generic probe init
  49. */
  50. static int opti_pre_reset(struct ata_port *ap, unsigned long deadline)
  51. {
  52. struct pci_dev *pdev = to_pci_dev(ap->host->dev);
  53. static const struct pci_bits opti_enable_bits[] = {
  54. { 0x45, 1, 0x80, 0x00 },
  55. { 0x40, 1, 0x08, 0x00 }
  56. };
  57. if (!pci_test_config_bits(pdev, &opti_enable_bits[ap->port_no]))
  58. return -ENOENT;
  59. return ata_std_prereset(ap, deadline);
  60. }
  61. /**
  62. * opti_probe_reset - probe reset
  63. * @ap: ATA port
  64. *
  65. * Perform the ATA probe and bus reset sequence plus specific handling
  66. * for this hardware. The Opti needs little handling - we have no UDMA66
  67. * capability that needs cable detection. All we must do is check the port
  68. * is enabled.
  69. */
  70. static void opti_error_handler(struct ata_port *ap)
  71. {
  72. ata_bmdma_drive_eh(ap, opti_pre_reset, ata_std_softreset, NULL, ata_std_postreset);
  73. }
  74. /**
  75. * opti_write_reg - control register setup
  76. * @ap: ATA port
  77. * @value: value
  78. * @reg: control register number
  79. *
  80. * The Opti uses magic 'trapdoor' register accesses to do configuration
  81. * rather than using PCI space as other controllers do. The double inw
  82. * on the error register activates configuration mode. We can then write
  83. * the control register
  84. */
  85. static void opti_write_reg(struct ata_port *ap, u8 val, int reg)
  86. {
  87. void __iomem *regio = ap->ioaddr.cmd_addr;
  88. /* These 3 unlock the control register access */
  89. ioread16(regio + 1);
  90. ioread16(regio + 1);
  91. iowrite8(3, regio + 2);
  92. /* Do the I/O */
  93. iowrite8(val, regio + reg);
  94. /* Relock */
  95. iowrite8(0x83, regio + 2);
  96. }
  97. /**
  98. * opti_set_piomode - set initial PIO mode data
  99. * @ap: ATA interface
  100. * @adev: ATA device
  101. *
  102. * Called to do the PIO mode setup. Timing numbers are taken from
  103. * the FreeBSD driver then pre computed to keep the code clean. There
  104. * are two tables depending on the hardware clock speed.
  105. */
  106. static void opti_set_piomode(struct ata_port *ap, struct ata_device *adev)
  107. {
  108. struct ata_device *pair = ata_dev_pair(adev);
  109. int clock;
  110. int pio = adev->pio_mode - XFER_PIO_0;
  111. void __iomem *regio = ap->ioaddr.cmd_addr;
  112. u8 addr;
  113. /* Address table precomputed with prefetch off and a DCLK of 2 */
  114. static const u8 addr_timing[2][5] = {
  115. { 0x30, 0x20, 0x20, 0x10, 0x10 },
  116. { 0x20, 0x20, 0x10, 0x10, 0x10 }
  117. };
  118. static const u8 data_rec_timing[2][5] = {
  119. { 0x6B, 0x56, 0x42, 0x32, 0x31 },
  120. { 0x58, 0x44, 0x32, 0x22, 0x21 }
  121. };
  122. iowrite8(0xff, regio + 5);
  123. clock = ioread16(regio + 5) & 1;
  124. /*
  125. * As with many controllers the address setup time is shared
  126. * and must suit both devices if present.
  127. */
  128. addr = addr_timing[clock][pio];
  129. if (pair) {
  130. /* Hardware constraint */
  131. u8 pair_addr = addr_timing[clock][pair->pio_mode - XFER_PIO_0];
  132. if (pair_addr > addr)
  133. addr = pair_addr;
  134. }
  135. /* Commence primary programming sequence */
  136. opti_write_reg(ap, adev->devno, MISC_REG);
  137. opti_write_reg(ap, data_rec_timing[clock][pio], READ_REG);
  138. opti_write_reg(ap, data_rec_timing[clock][pio], WRITE_REG);
  139. opti_write_reg(ap, addr, MISC_REG);
  140. /* Programming sequence complete, override strapping */
  141. opti_write_reg(ap, 0x85, CNTRL_REG);
  142. }
  143. static struct scsi_host_template opti_sht = {
  144. .module = THIS_MODULE,
  145. .name = DRV_NAME,
  146. .ioctl = ata_scsi_ioctl,
  147. .queuecommand = ata_scsi_queuecmd,
  148. .can_queue = ATA_DEF_QUEUE,
  149. .this_id = ATA_SHT_THIS_ID,
  150. .sg_tablesize = LIBATA_MAX_PRD,
  151. .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
  152. .emulated = ATA_SHT_EMULATED,
  153. .use_clustering = ATA_SHT_USE_CLUSTERING,
  154. .proc_name = DRV_NAME,
  155. .dma_boundary = ATA_DMA_BOUNDARY,
  156. .slave_configure = ata_scsi_slave_config,
  157. .slave_destroy = ata_scsi_slave_destroy,
  158. .bios_param = ata_std_bios_param,
  159. };
  160. static struct ata_port_operations opti_port_ops = {
  161. .port_disable = ata_port_disable,
  162. .set_piomode = opti_set_piomode,
  163. .tf_load = ata_tf_load,
  164. .tf_read = ata_tf_read,
  165. .check_status = ata_check_status,
  166. .exec_command = ata_exec_command,
  167. .dev_select = ata_std_dev_select,
  168. .freeze = ata_bmdma_freeze,
  169. .thaw = ata_bmdma_thaw,
  170. .error_handler = opti_error_handler,
  171. .post_internal_cmd = ata_bmdma_post_internal_cmd,
  172. .cable_detect = ata_cable_40wire,
  173. .bmdma_setup = ata_bmdma_setup,
  174. .bmdma_start = ata_bmdma_start,
  175. .bmdma_stop = ata_bmdma_stop,
  176. .bmdma_status = ata_bmdma_status,
  177. .qc_prep = ata_qc_prep,
  178. .qc_issue = ata_qc_issue_prot,
  179. .data_xfer = ata_data_xfer,
  180. .irq_handler = ata_interrupt,
  181. .irq_clear = ata_bmdma_irq_clear,
  182. .irq_on = ata_irq_on,
  183. .irq_ack = ata_irq_ack,
  184. .port_start = ata_port_start,
  185. };
  186. static int opti_init_one(struct pci_dev *dev, const struct pci_device_id *id)
  187. {
  188. static const struct ata_port_info info = {
  189. .sht = &opti_sht,
  190. .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_SRST,
  191. .pio_mask = 0x1f,
  192. .port_ops = &opti_port_ops
  193. };
  194. const struct ata_port_info *ppi[] = { &info, NULL };
  195. static int printed_version;
  196. if (!printed_version++)
  197. dev_printk(KERN_DEBUG, &dev->dev, "version " DRV_VERSION "\n");
  198. return ata_pci_init_one(dev, ppi);
  199. }
  200. static const struct pci_device_id opti[] = {
  201. { PCI_VDEVICE(OPTI, PCI_DEVICE_ID_OPTI_82C621), 0 },
  202. { PCI_VDEVICE(OPTI, PCI_DEVICE_ID_OPTI_82C825), 1 },
  203. { },
  204. };
  205. static struct pci_driver opti_pci_driver = {
  206. .name = DRV_NAME,
  207. .id_table = opti,
  208. .probe = opti_init_one,
  209. .remove = ata_pci_remove_one,
  210. #ifdef CONFIG_PM
  211. .suspend = ata_pci_device_suspend,
  212. .resume = ata_pci_device_resume,
  213. #endif
  214. };
  215. static int __init opti_init(void)
  216. {
  217. return pci_register_driver(&opti_pci_driver);
  218. }
  219. static void __exit opti_exit(void)
  220. {
  221. pci_unregister_driver(&opti_pci_driver);
  222. }
  223. MODULE_AUTHOR("Alan Cox");
  224. MODULE_DESCRIPTION("low-level driver for Opti 621/621X");
  225. MODULE_LICENSE("GPL");
  226. MODULE_DEVICE_TABLE(pci, opti);
  227. MODULE_VERSION(DRV_VERSION);
  228. module_init(opti_init);
  229. module_exit(opti_exit);