44x_mmu.c 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. /*
  2. * Modifications by Matt Porter (mporter@mvista.com) to support
  3. * PPC44x Book E processors.
  4. *
  5. * This file contains the routines for initializing the MMU
  6. * on the 4xx series of chips.
  7. * -- paulus
  8. *
  9. * Derived from arch/ppc/mm/init.c:
  10. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  11. *
  12. * Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)
  13. * and Cort Dougan (PReP) (cort@cs.nmt.edu)
  14. * Copyright (C) 1996 Paul Mackerras
  15. * Amiga/APUS changes by Jesper Skov (jskov@cygnus.co.uk).
  16. *
  17. * Derived from "arch/i386/mm/init.c"
  18. * Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds
  19. *
  20. * This program is free software; you can redistribute it and/or
  21. * modify it under the terms of the GNU General Public License
  22. * as published by the Free Software Foundation; either version
  23. * 2 of the License, or (at your option) any later version.
  24. *
  25. */
  26. #include <linux/init.h>
  27. #include <asm/mmu.h>
  28. #include <asm/system.h>
  29. #include <asm/page.h>
  30. #include "mmu_decl.h"
  31. /* Used by the 44x TLB replacement exception handler.
  32. * Just needed it declared someplace.
  33. */
  34. unsigned int tlb_44x_index; /* = 0 */
  35. unsigned int tlb_44x_hwater = PPC44x_TLB_SIZE - 1 - PPC44x_EARLY_TLBS;
  36. /*
  37. * "Pins" a 256MB TLB entry in AS0 for kernel lowmem
  38. */
  39. static void __init ppc44x_pin_tlb(unsigned int virt, unsigned int phys)
  40. {
  41. __asm__ __volatile__(
  42. "tlbwe %2,%3,%4\n"
  43. "tlbwe %1,%3,%5\n"
  44. "tlbwe %0,%3,%6\n"
  45. :
  46. : "r" (PPC44x_TLB_SW | PPC44x_TLB_SR | PPC44x_TLB_SX | PPC44x_TLB_G),
  47. "r" (phys),
  48. "r" (virt | PPC44x_TLB_VALID | PPC44x_TLB_256M),
  49. "r" (tlb_44x_hwater--), /* slot for this TLB entry */
  50. "i" (PPC44x_TLB_PAGEID),
  51. "i" (PPC44x_TLB_XLAT),
  52. "i" (PPC44x_TLB_ATTRIB));
  53. }
  54. void __init MMU_init_hw(void)
  55. {
  56. flush_instruction_cache();
  57. }
  58. unsigned long __init mmu_mapin_ram(void)
  59. {
  60. unsigned long addr;
  61. /* Pin in enough TLBs to cover any lowmem not covered by the
  62. * initial 256M mapping established in head_44x.S */
  63. for (addr = PPC_PIN_SIZE; addr < total_lowmem;
  64. addr += PPC_PIN_SIZE)
  65. ppc44x_pin_tlb(addr + PAGE_OFFSET, addr);
  66. return total_lowmem;
  67. }