mpc885ads.dts 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183
  1. /*
  2. * MPC885 ADS Device Tree Source
  3. *
  4. * Copyright 2006 MontaVista Software, Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC885ADS";
  13. compatible = "mpc8xx";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. linux,phandle = <100>;
  17. cpus {
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. linux,phandle = <200>;
  21. PowerPC,885@0 {
  22. device_type = "cpu";
  23. reg = <0>;
  24. d-cache-line-size = <20>; // 32 bytes
  25. i-cache-line-size = <20>; // 32 bytes
  26. d-cache-size = <2000>; // L1, 8K
  27. i-cache-size = <2000>; // L1, 8K
  28. timebase-frequency = <0>;
  29. bus-frequency = <0>;
  30. clock-frequency = <0>;
  31. 32-bit;
  32. interrupts = <f 2>; // decrementer interrupt
  33. interrupt-parent = <ff000000>;
  34. linux,phandle = <201>;
  35. };
  36. };
  37. memory {
  38. device_type = "memory";
  39. linux,phandle = <300>;
  40. reg = <00000000 800000>;
  41. };
  42. soc885@ff000000 {
  43. #address-cells = <1>;
  44. #size-cells = <1>;
  45. #interrupt-cells = <2>;
  46. device_type = "soc";
  47. ranges = <0 ff000000 00100000>;
  48. reg = <ff000000 00000200>;
  49. bus-frequency = <0>;
  50. mdio@e80 {
  51. device_type = "mdio";
  52. compatible = "fs_enet";
  53. reg = <e80 8>;
  54. linux,phandle = <e80>;
  55. #address-cells = <1>;
  56. #size-cells = <0>;
  57. ethernet-phy@0 {
  58. linux,phandle = <e8000>;
  59. reg = <0>;
  60. device_type = "ethernet-phy";
  61. };
  62. ethernet-phy@1 {
  63. linux,phandle = <e8001>;
  64. reg = <1>;
  65. device_type = "ethernet-phy";
  66. };
  67. ethernet-phy@2 {
  68. linux,phandle = <e8002>;
  69. reg = <2>;
  70. device_type = "ethernet-phy";
  71. };
  72. };
  73. fec@e00 {
  74. device_type = "network";
  75. compatible = "fs_enet";
  76. model = "FEC";
  77. device-id = <1>;
  78. reg = <e00 188>;
  79. mac-address = [ 00 00 0C 00 01 FD ];
  80. interrupts = <3 1>;
  81. interrupt-parent = <ff000000>;
  82. phy-handle = <e8000>;
  83. };
  84. fec@1e00 {
  85. device_type = "network";
  86. compatible = "fs_enet";
  87. model = "FEC";
  88. device-id = <2>;
  89. reg = <1e00 188>;
  90. mac-address = [ 00 00 0C 00 02 FD ];
  91. interrupts = <7 1>;
  92. interrupt-parent = <ff000000>;
  93. phy-handle = <e8001>;
  94. };
  95. pic@ff000000 {
  96. linux,phandle = <ff000000>;
  97. interrupt-controller;
  98. #address-cells = <0>;
  99. #interrupt-cells = <2>;
  100. reg = <0 24>;
  101. built-in;
  102. device_type = "mpc8xx-pic";
  103. compatible = "CPM";
  104. };
  105. cpm@ff000000 {
  106. linux,phandle = <ff000000>;
  107. #address-cells = <1>;
  108. #size-cells = <1>;
  109. #interrupt-cells = <2>;
  110. device_type = "cpm";
  111. model = "CPM";
  112. ranges = <0 0 4000>;
  113. reg = <860 f0>;
  114. command-proc = <9c0>;
  115. brg-frequency = <0>;
  116. interrupts = <0 2>; // cpm error interrupt
  117. interrupt-parent = <930>;
  118. pic@930 {
  119. linux,phandle = <930>;
  120. interrupt-controller;
  121. #address-cells = <0>;
  122. #interrupt-cells = <2>;
  123. interrupts = <5 2 0 2>;
  124. interrupt-parent = <ff000000>;
  125. reg = <930 20>;
  126. built-in;
  127. device_type = "cpm-pic";
  128. compatible = "CPM";
  129. };
  130. smc@a80 {
  131. device_type = "serial";
  132. compatible = "cpm_uart";
  133. model = "SMC";
  134. device-id = <1>;
  135. reg = <a80 10 3e80 40>;
  136. clock-setup = <00ffffff 0>;
  137. rx-clock = <1>;
  138. tx-clock = <1>;
  139. current-speed = <0>;
  140. interrupts = <4 3>;
  141. interrupt-parent = <930>;
  142. };
  143. smc@a90 {
  144. device_type = "serial";
  145. compatible = "cpm_uart";
  146. model = "SMC";
  147. device-id = <2>;
  148. reg = <a90 20 3f80 40>;
  149. clock-setup = <ff00ffff 90000>;
  150. rx-clock = <2>;
  151. tx-clock = <2>;
  152. current-speed = <0>;
  153. interrupts = <3 3>;
  154. interrupt-parent = <930>;
  155. };
  156. scc@a40 {
  157. device_type = "network";
  158. compatible = "fs_enet";
  159. model = "SCC";
  160. device-id = <3>;
  161. reg = <a40 18 3e00 80>;
  162. mac-address = [ 00 00 0C 00 03 FD ];
  163. interrupts = <1c 3>;
  164. interrupt-parent = <930>;
  165. phy-handle = <e8002>;
  166. };
  167. };
  168. };
  169. };