mpc8544ds.dts 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /*
  2. * MPC8544 DS Device Tree Source
  3. *
  4. * Copyright 2007 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8544DS";
  13. compatible = "MPC8544DS", "MPC85xxDS";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #cpus = <1>;
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. PowerPC,8544@0 {
  21. device_type = "cpu";
  22. reg = <0>;
  23. d-cache-line-size = <20>; // 32 bytes
  24. i-cache-line-size = <20>; // 32 bytes
  25. d-cache-size = <8000>; // L1, 32K
  26. i-cache-size = <8000>; // L1, 32K
  27. timebase-frequency = <0>;
  28. bus-frequency = <0>;
  29. clock-frequency = <0>;
  30. 32-bit;
  31. };
  32. };
  33. memory {
  34. device_type = "memory";
  35. reg = <00000000 00000000>; // Filled by U-Boot
  36. };
  37. soc8544@e0000000 {
  38. #address-cells = <1>;
  39. #size-cells = <1>;
  40. #interrupt-cells = <2>;
  41. device_type = "soc";
  42. ranges = <0 e0000000 00100000>;
  43. reg = <e0000000 00100000>; // CCSRBAR 1M
  44. bus-frequency = <0>; // Filled out by uboot.
  45. i2c@3000 {
  46. device_type = "i2c";
  47. compatible = "fsl-i2c";
  48. reg = <3000 100>;
  49. interrupts = <1b 2>;
  50. interrupt-parent = <&mpic>;
  51. dfsrr;
  52. };
  53. mdio@24520 {
  54. #address-cells = <1>;
  55. #size-cells = <0>;
  56. device_type = "mdio";
  57. compatible = "gianfar";
  58. reg = <24520 20>;
  59. phy0: ethernet-phy@0 {
  60. interrupt-parent = <&mpic>;
  61. interrupts = <3a 1>;
  62. reg = <0>;
  63. device_type = "ethernet-phy";
  64. };
  65. phy1: ethernet-phy@1 {
  66. interrupt-parent = <&mpic>;
  67. interrupts = <3a 1>;
  68. reg = <1>;
  69. device_type = "ethernet-phy";
  70. };
  71. };
  72. ethernet@24000 {
  73. #address-cells = <1>;
  74. #size-cells = <0>;
  75. device_type = "network";
  76. model = "TSEC";
  77. compatible = "gianfar";
  78. reg = <24000 1000>;
  79. local-mac-address = [ 00 00 00 00 00 00 ];
  80. interrupts = <d 2 e 2 12 2>;
  81. interrupt-parent = <&mpic>;
  82. phy-handle = <&phy0>;
  83. };
  84. ethernet@26000 {
  85. #address-cells = <1>;
  86. #size-cells = <0>;
  87. device_type = "network";
  88. model = "TSEC";
  89. compatible = "gianfar";
  90. reg = <26000 1000>;
  91. local-mac-address = [ 00 00 00 00 00 00 ];
  92. interrupts = <f 2 10 2 11 2>;
  93. interrupt-parent = <&mpic>;
  94. phy-handle = <&phy1>;
  95. };
  96. serial@4500 {
  97. device_type = "serial";
  98. compatible = "ns16550";
  99. reg = <4500 100>;
  100. clock-frequency = <0>;
  101. interrupts = <1a 2>;
  102. interrupt-parent = <&mpic>;
  103. };
  104. serial@4600 {
  105. device_type = "serial";
  106. compatible = "ns16550";
  107. reg = <4600 100>;
  108. clock-frequency = <0>;
  109. interrupts = <1a 2>;
  110. interrupt-parent = <&mpic>;
  111. };
  112. mpic: pic@40000 {
  113. clock-frequency = <0>;
  114. interrupt-controller;
  115. #address-cells = <0>;
  116. #interrupt-cells = <2>;
  117. reg = <40000 40000>;
  118. built-in;
  119. compatible = "chrp,open-pic";
  120. device_type = "open-pic";
  121. big-endian;
  122. };
  123. };
  124. };