mpc8349emitx.dts 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241
  1. /*
  2. * MPC8349E-mITX Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. / {
  12. model = "MPC8349EMITX";
  13. compatible = "MPC8349EMITX", "MPC834xMITX", "MPC83xxMITX";
  14. #address-cells = <1>;
  15. #size-cells = <1>;
  16. cpus {
  17. #address-cells = <1>;
  18. #size-cells = <0>;
  19. PowerPC,8349@0 {
  20. device_type = "cpu";
  21. reg = <0>;
  22. d-cache-line-size = <20>;
  23. i-cache-line-size = <20>;
  24. d-cache-size = <8000>;
  25. i-cache-size = <8000>;
  26. timebase-frequency = <0>; // from bootloader
  27. bus-frequency = <0>; // from bootloader
  28. clock-frequency = <0>; // from bootloader
  29. 32-bit;
  30. };
  31. };
  32. memory {
  33. device_type = "memory";
  34. reg = <00000000 10000000>;
  35. };
  36. soc8349@e0000000 {
  37. #address-cells = <1>;
  38. #size-cells = <1>;
  39. #interrupt-cells = <2>;
  40. device_type = "soc";
  41. ranges = <0 e0000000 00100000>;
  42. reg = <e0000000 00000200>;
  43. bus-frequency = <0>; // from bootloader
  44. wdt@200 {
  45. device_type = "watchdog";
  46. compatible = "mpc83xx_wdt";
  47. reg = <200 100>;
  48. };
  49. i2c@3000 {
  50. device_type = "i2c";
  51. compatible = "fsl-i2c";
  52. reg = <3000 100>;
  53. interrupts = <e 8>;
  54. interrupt-parent = < &ipic >;
  55. dfsrr;
  56. };
  57. i2c@3100 {
  58. device_type = "i2c";
  59. compatible = "fsl-i2c";
  60. reg = <3100 100>;
  61. interrupts = <f 8>;
  62. interrupt-parent = < &ipic >;
  63. dfsrr;
  64. };
  65. spi@7000 {
  66. device_type = "spi";
  67. compatible = "mpc83xx_spi";
  68. reg = <7000 1000>;
  69. interrupts = <10 8>;
  70. interrupt-parent = < &ipic >;
  71. mode = <0>;
  72. };
  73. usb@22000 {
  74. device_type = "usb";
  75. compatible = "fsl-usb2-mph";
  76. reg = <22000 1000>;
  77. #address-cells = <1>;
  78. #size-cells = <0>;
  79. interrupt-parent = < &ipic >;
  80. interrupts = <27 8>;
  81. phy_type = "ulpi";
  82. port1;
  83. };
  84. usb@23000 {
  85. device_type = "usb";
  86. compatible = "fsl-usb2-dr";
  87. reg = <23000 1000>;
  88. #address-cells = <1>;
  89. #size-cells = <0>;
  90. interrupt-parent = < &ipic >;
  91. interrupts = <26 8>;
  92. phy_type = "ulpi";
  93. };
  94. mdio@24520 {
  95. device_type = "mdio";
  96. compatible = "gianfar";
  97. reg = <24520 20>;
  98. #address-cells = <1>;
  99. #size-cells = <0>;
  100. /* Vitesse 8201 */
  101. phy1c: ethernet-phy@1c {
  102. interrupt-parent = < &ipic >;
  103. interrupts = <12 8>;
  104. reg = <1c>;
  105. device_type = "ethernet-phy";
  106. };
  107. /* Vitesse 7385 */
  108. phy1f: ethernet-phy@1f {
  109. interrupt-parent = < &ipic >;
  110. interrupts = <12 8>;
  111. reg = <1f>;
  112. device_type = "ethernet-phy";
  113. };
  114. };
  115. ethernet@24000 {
  116. device_type = "network";
  117. model = "TSEC";
  118. compatible = "gianfar";
  119. reg = <24000 1000>;
  120. address = [ 00 00 00 00 00 00 ];
  121. local-mac-address = [ 00 00 00 00 00 00 ];
  122. interrupts = <20 8 21 8 22 8>;
  123. interrupt-parent = < &ipic >;
  124. phy-handle = < &phy1c >;
  125. };
  126. ethernet@25000 {
  127. #address-cells = <1>;
  128. #size-cells = <0>;
  129. device_type = "network";
  130. model = "TSEC";
  131. compatible = "gianfar";
  132. reg = <25000 1000>;
  133. address = [ 00 00 00 00 00 00 ];
  134. local-mac-address = [ 00 00 00 00 00 00 ];
  135. interrupts = <23 8 24 8 25 8>;
  136. interrupt-parent = < &ipic >;
  137. phy-handle = < &phy1f >;
  138. };
  139. serial@4500 {
  140. device_type = "serial";
  141. compatible = "ns16550";
  142. reg = <4500 100>;
  143. clock-frequency = <0>; // from bootloader
  144. interrupts = <9 8>;
  145. interrupt-parent = < &ipic >;
  146. };
  147. serial@4600 {
  148. device_type = "serial";
  149. compatible = "ns16550";
  150. reg = <4600 100>;
  151. clock-frequency = <0>; // from bootloader
  152. interrupts = <a 8>;
  153. interrupt-parent = < &ipic >;
  154. };
  155. pci@8500 {
  156. interrupt-map-mask = <f800 0 0 7>;
  157. interrupt-map = <
  158. /* IDSEL 0x10 - SATA */
  159. 8000 0 0 1 &ipic 16 8 /* SATA_INTA */
  160. >;
  161. interrupt-parent = < &ipic >;
  162. interrupts = <42 8>;
  163. bus-range = <0 0>;
  164. ranges = <42000000 0 80000000 80000000 0 10000000
  165. 02000000 0 90000000 90000000 0 10000000
  166. 01000000 0 00000000 e2000000 0 01000000>;
  167. clock-frequency = <3f940aa>;
  168. #interrupt-cells = <1>;
  169. #size-cells = <2>;
  170. #address-cells = <3>;
  171. reg = <8500 100>;
  172. compatible = "83xx";
  173. device_type = "pci";
  174. };
  175. pci@8600 {
  176. interrupt-map-mask = <f800 0 0 7>;
  177. interrupt-map = <
  178. /* IDSEL 0x0E - MiniPCI Slot */
  179. 7000 0 0 1 &ipic 15 8 /* PCI_INTA */
  180. /* IDSEL 0x0F - PCI Slot */
  181. 7800 0 0 1 &ipic 14 8 /* PCI_INTA */
  182. 7800 0 0 2 &ipic 15 8 /* PCI_INTB */
  183. >;
  184. interrupt-parent = < &ipic >;
  185. interrupts = <43 8>;
  186. bus-range = <1 1>;
  187. ranges = <42000000 0 a0000000 a0000000 0 10000000
  188. 02000000 0 b0000000 b0000000 0 10000000
  189. 01000000 0 00000000 e3000000 0 01000000>;
  190. clock-frequency = <3f940aa>;
  191. #interrupt-cells = <1>;
  192. #size-cells = <2>;
  193. #address-cells = <3>;
  194. reg = <8600 100>;
  195. compatible = "83xx";
  196. device_type = "pci";
  197. };
  198. crypto@30000 {
  199. device_type = "crypto";
  200. model = "SEC2";
  201. compatible = "talitos";
  202. reg = <30000 10000>;
  203. interrupts = <b 8>;
  204. interrupt-parent = < &ipic >;
  205. num-channels = <4>;
  206. channel-fifo-len = <18>;
  207. exec-units-mask = <0000007e>;
  208. descriptor-types-mask = <01010ebf>;
  209. };
  210. ipic: pic@700 {
  211. interrupt-controller;
  212. #address-cells = <0>;
  213. #interrupt-cells = <2>;
  214. reg = <700 100>;
  215. built-in;
  216. device_type = "ipic";
  217. };
  218. };
  219. };