mpc7448hpc2.dts 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200
  1. /*
  2. * MPC7448HPC2 (Taiga) board Device Tree Source
  3. *
  4. * Copyright 2006 Freescale Semiconductor Inc.
  5. * 2006 Roy Zang <Roy Zang at freescale.com>.
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. */
  12. / {
  13. model = "mpc7448hpc2";
  14. compatible = "mpc74xx";
  15. #address-cells = <1>;
  16. #size-cells = <1>;
  17. linux,phandle = <100>;
  18. cpus {
  19. #address-cells = <1>;
  20. #size-cells =<0>;
  21. linux,phandle = <200>;
  22. PowerPC,7448@0 {
  23. device_type = "cpu";
  24. reg = <0>;
  25. d-cache-line-size = <20>; // 32 bytes
  26. i-cache-line-size = <20>; // 32 bytes
  27. d-cache-size = <8000>; // L1, 32K bytes
  28. i-cache-size = <8000>; // L1, 32K bytes
  29. timebase-frequency = <0>; // 33 MHz, from uboot
  30. clock-frequency = <0>; // From U-Boot
  31. bus-frequency = <0>; // From U-Boot
  32. 32-bit;
  33. linux,phandle = <201>;
  34. };
  35. };
  36. memory {
  37. device_type = "memory";
  38. linux,phandle = <300>;
  39. reg = <00000000 20000000 // DDR2 512M at 0
  40. >;
  41. };
  42. tsi108@c0000000 {
  43. #address-cells = <1>;
  44. #size-cells = <1>;
  45. #interrupt-cells = <2>;
  46. device_type = "tsi-bridge";
  47. ranges = <00000000 c0000000 00010000>;
  48. reg = <c0000000 00010000>;
  49. bus-frequency = <0>;
  50. i2c@7000 {
  51. interrupt-parent = <7400>;
  52. interrupts = <E 0>;
  53. reg = <7000 400>;
  54. device_type = "i2c";
  55. compatible = "tsi-i2c";
  56. };
  57. mdio@6000 {
  58. device_type = "mdio";
  59. compatible = "tsi-ethernet";
  60. ethernet-phy@6000 {
  61. linux,phandle = <6000>;
  62. interrupt-parent = <7400>;
  63. interrupts = <2 1>;
  64. reg = <6000 50>;
  65. phy-id = <8>;
  66. device_type = "ethernet-phy";
  67. };
  68. ethernet-phy@6400 {
  69. linux,phandle = <6400>;
  70. interrupt-parent = <7400>;
  71. interrupts = <2 1>;
  72. reg = <6000 50>;
  73. phy-id = <9>;
  74. device_type = "ethernet-phy";
  75. };
  76. };
  77. ethernet@6200 {
  78. #size-cells = <0>;
  79. device_type = "network";
  80. model = "TSI-ETH";
  81. compatible = "tsi-ethernet";
  82. reg = <6000 200>;
  83. address = [ 00 06 D2 00 00 01 ];
  84. interrupts = <10 2>;
  85. interrupt-parent = <7400>;
  86. phy-handle = <6000>;
  87. };
  88. ethernet@6600 {
  89. #address-cells = <1>;
  90. #size-cells = <0>;
  91. device_type = "network";
  92. model = "TSI-ETH";
  93. compatible = "tsi-ethernet";
  94. reg = <6400 200>;
  95. address = [ 00 06 D2 00 00 02 ];
  96. interrupts = <11 2>;
  97. interrupt-parent = <7400>;
  98. phy-handle = <6400>;
  99. };
  100. serial@7808 {
  101. device_type = "serial";
  102. compatible = "ns16550";
  103. reg = <7808 200>;
  104. clock-frequency = <3f6b5a00>;
  105. interrupts = <c 0>;
  106. interrupt-parent = <7400>;
  107. };
  108. serial@7c08 {
  109. device_type = "serial";
  110. compatible = "ns16550";
  111. reg = <7c08 200>;
  112. clock-frequency = <3f6b5a00>;
  113. interrupts = <d 0>;
  114. interrupt-parent = <7400>;
  115. };
  116. pic@7400 {
  117. linux,phandle = <7400>;
  118. clock-frequency = <0>;
  119. interrupt-controller;
  120. #address-cells = <0>;
  121. #interrupt-cells = <2>;
  122. reg = <7400 400>;
  123. built-in;
  124. compatible = "chrp,open-pic";
  125. device_type = "open-pic";
  126. big-endian;
  127. };
  128. pci@1000 {
  129. compatible = "tsi10x";
  130. device_type = "pci";
  131. linux,phandle = <1000>;
  132. #interrupt-cells = <1>;
  133. #size-cells = <2>;
  134. #address-cells = <3>;
  135. reg = <1000 1000>;
  136. bus-range = <0 0>;
  137. ranges = <02000000 0 e0000000 e0000000 0 1A000000
  138. 01000000 0 00000000 fa000000 0 00010000>;
  139. clock-frequency = <7f28154>;
  140. interrupt-parent = <7400>;
  141. interrupts = <17 2>;
  142. interrupt-map-mask = <f800 0 0 7>;
  143. interrupt-map = <
  144. /* IDSEL 0x11 */
  145. 0800 0 0 1 1180 24 0
  146. 0800 0 0 2 1180 25 0
  147. 0800 0 0 3 1180 26 0
  148. 0800 0 0 4 1180 27 0
  149. /* IDSEL 0x12 */
  150. 1000 0 0 1 1180 25 0
  151. 1000 0 0 2 1180 26 0
  152. 1000 0 0 3 1180 27 0
  153. 1000 0 0 4 1180 24 0
  154. /* IDSEL 0x13 */
  155. 1800 0 0 1 1180 26 0
  156. 1800 0 0 2 1180 27 0
  157. 1800 0 0 3 1180 24 0
  158. 1800 0 0 4 1180 25 0
  159. /* IDSEL 0x14 */
  160. 2000 0 0 1 1180 27 0
  161. 2000 0 0 2 1180 24 0
  162. 2000 0 0 3 1180 25 0
  163. 2000 0 0 4 1180 26 0
  164. >;
  165. router@1180 {
  166. linux,phandle = <1180>;
  167. clock-frequency = <0>;
  168. interrupt-controller;
  169. device_type = "pic-router";
  170. #address-cells = <0>;
  171. #interrupt-cells = <2>;
  172. built-in;
  173. big-endian;
  174. interrupts = <17 2>;
  175. interrupt-parent = <7400>;
  176. };
  177. };
  178. };
  179. };