entry.S 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 1994 - 2000, 2001, 2003 Ralf Baechle
  7. * Copyright (C) 1999, 2000 Silicon Graphics, Inc.
  8. * Copyright (C) 2001 MIPS Technologies, Inc.
  9. */
  10. #include <asm/asm.h>
  11. #include <asm/asmmacro.h>
  12. #include <asm/regdef.h>
  13. #include <asm/mipsregs.h>
  14. #include <asm/stackframe.h>
  15. #include <asm/isadep.h>
  16. #include <asm/thread_info.h>
  17. #include <asm/war.h>
  18. #ifdef CONFIG_MIPS_MT_SMTC
  19. #include <asm/mipsmtregs.h>
  20. #endif
  21. #ifndef CONFIG_PREEMPT
  22. #define resume_kernel restore_all
  23. #else
  24. #define __ret_from_irq ret_from_exception
  25. #endif
  26. .text
  27. .align 5
  28. #ifndef CONFIG_PREEMPT
  29. FEXPORT(ret_from_exception)
  30. local_irq_disable # preempt stop
  31. b __ret_from_irq
  32. #endif
  33. FEXPORT(ret_from_irq)
  34. LONG_S s0, TI_REGS($28)
  35. FEXPORT(__ret_from_irq)
  36. LONG_L t0, PT_STATUS(sp) # returning to kernel mode?
  37. andi t0, t0, KU_USER
  38. beqz t0, resume_kernel
  39. resume_userspace:
  40. local_irq_disable # make sure we dont miss an
  41. # interrupt setting need_resched
  42. # between sampling and return
  43. LONG_L a2, TI_FLAGS($28) # current->work
  44. andi t0, a2, _TIF_WORK_MASK # (ignoring syscall_trace)
  45. bnez t0, work_pending
  46. j restore_all
  47. #ifdef CONFIG_PREEMPT
  48. resume_kernel:
  49. local_irq_disable
  50. lw t0, TI_PRE_COUNT($28)
  51. bnez t0, restore_all
  52. need_resched:
  53. LONG_L t0, TI_FLAGS($28)
  54. andi t1, t0, _TIF_NEED_RESCHED
  55. beqz t1, restore_all
  56. LONG_L t0, PT_STATUS(sp) # Interrupts off?
  57. andi t0, 1
  58. beqz t0, restore_all
  59. jal preempt_schedule_irq
  60. b need_resched
  61. #endif
  62. FEXPORT(ret_from_fork)
  63. jal schedule_tail # a0 = struct task_struct *prev
  64. FEXPORT(syscall_exit)
  65. local_irq_disable # make sure need_resched and
  66. # signals dont change between
  67. # sampling and return
  68. LONG_L a2, TI_FLAGS($28) # current->work
  69. li t0, _TIF_ALLWORK_MASK
  70. and t0, a2, t0
  71. bnez t0, syscall_exit_work
  72. FEXPORT(restore_all) # restore full frame
  73. #ifdef CONFIG_MIPS_MT_SMTC
  74. /* Detect and execute deferred IPI "interrupts" */
  75. LONG_L s0, TI_REGS($28)
  76. LONG_S sp, TI_REGS($28)
  77. jal deferred_smtc_ipi
  78. LONG_S s0, TI_REGS($28)
  79. /* Re-arm any temporarily masked interrupts not explicitly "acked" */
  80. mfc0 v0, CP0_TCSTATUS
  81. ori v1, v0, TCSTATUS_IXMT
  82. mtc0 v1, CP0_TCSTATUS
  83. andi v0, TCSTATUS_IXMT
  84. _ehb
  85. mfc0 t0, CP0_TCCONTEXT
  86. DMT 9 # dmt t1
  87. jal mips_ihb
  88. mfc0 t2, CP0_STATUS
  89. andi t3, t0, 0xff00
  90. or t2, t2, t3
  91. mtc0 t2, CP0_STATUS
  92. _ehb
  93. andi t1, t1, VPECONTROL_TE
  94. beqz t1, 1f
  95. EMT
  96. 1:
  97. mfc0 v1, CP0_TCSTATUS
  98. /* We set IXMT above, XOR should clear it here */
  99. xori v1, v1, TCSTATUS_IXMT
  100. or v1, v0, v1
  101. mtc0 v1, CP0_TCSTATUS
  102. _ehb
  103. xor t0, t0, t3
  104. mtc0 t0, CP0_TCCONTEXT
  105. #endif /* CONFIG_MIPS_MT_SMTC */
  106. .set noat
  107. RESTORE_TEMP
  108. RESTORE_AT
  109. RESTORE_STATIC
  110. FEXPORT(restore_partial) # restore partial frame
  111. #ifdef CONFIG_TRACE_IRQFLAGS
  112. SAVE_STATIC
  113. SAVE_AT
  114. SAVE_TEMP
  115. LONG_L v0, PT_STATUS(sp)
  116. #if defined(CONFIG_CPU_R3000) || defined(CONFIG_CPU_TX39XX)
  117. and v0, ST0_IEP
  118. #else
  119. and v0, ST0_IE
  120. #endif
  121. beqz v0, 1f
  122. jal trace_hardirqs_on
  123. b 2f
  124. 1: jal trace_hardirqs_off
  125. 2:
  126. RESTORE_TEMP
  127. RESTORE_AT
  128. RESTORE_STATIC
  129. #endif
  130. RESTORE_SOME
  131. RESTORE_SP_AND_RET
  132. .set at
  133. work_pending:
  134. andi t0, a2, _TIF_NEED_RESCHED # a2 is preloaded with TI_FLAGS
  135. beqz t0, work_notifysig
  136. work_resched:
  137. jal schedule
  138. local_irq_disable # make sure need_resched and
  139. # signals dont change between
  140. # sampling and return
  141. LONG_L a2, TI_FLAGS($28)
  142. andi t0, a2, _TIF_WORK_MASK # is there any work to be done
  143. # other than syscall tracing?
  144. beqz t0, restore_all
  145. andi t0, a2, _TIF_NEED_RESCHED
  146. bnez t0, work_resched
  147. work_notifysig: # deal with pending signals and
  148. # notify-resume requests
  149. move a0, sp
  150. li a1, 0
  151. jal do_notify_resume # a2 already loaded
  152. j resume_userspace
  153. FEXPORT(syscall_exit_work_partial)
  154. SAVE_STATIC
  155. syscall_exit_work:
  156. li t0, _TIF_SYSCALL_TRACE | _TIF_SYSCALL_AUDIT
  157. and t0, a2 # a2 is preloaded with TI_FLAGS
  158. beqz t0, work_pending # trace bit set?
  159. local_irq_enable # could let do_syscall_trace()
  160. # call schedule() instead
  161. move a0, sp
  162. li a1, 1
  163. jal do_syscall_trace
  164. b resume_userspace
  165. #if defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_MIPS_MT)
  166. /*
  167. * MIPS32R2 Instruction Hazard Barrier - must be called
  168. *
  169. * For C code use the inline version named instruction_hazard().
  170. */
  171. LEAF(mips_ihb)
  172. .set mips32r2
  173. jr.hb ra
  174. nop
  175. END(mips_ihb)
  176. #endif /* CONFIG_CPU_MIPSR2 or CONFIG_MIPS_MT */