apply.c 27 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367
  1. /*
  2. * Copyright (C) 2011 Texas Instruments
  3. * Author: Tomi Valkeinen <tomi.valkeinen@ti.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify it
  6. * under the terms of the GNU General Public License version 2 as published by
  7. * the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful, but WITHOUT
  10. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  12. * more details.
  13. *
  14. * You should have received a copy of the GNU General Public License along with
  15. * this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #define DSS_SUBSYS_NAME "APPLY"
  18. #include <linux/kernel.h>
  19. #include <linux/slab.h>
  20. #include <linux/spinlock.h>
  21. #include <linux/jiffies.h>
  22. #include <video/omapdss.h>
  23. #include "dss.h"
  24. #include "dss_features.h"
  25. /*
  26. * We have 4 levels of cache for the dispc settings. First two are in SW and
  27. * the latter two in HW.
  28. *
  29. * set_info()
  30. * v
  31. * +--------------------+
  32. * | user_info |
  33. * +--------------------+
  34. * v
  35. * apply()
  36. * v
  37. * +--------------------+
  38. * | info |
  39. * +--------------------+
  40. * v
  41. * write_regs()
  42. * v
  43. * +--------------------+
  44. * | shadow registers |
  45. * +--------------------+
  46. * v
  47. * VFP or lcd/digit_enable
  48. * v
  49. * +--------------------+
  50. * | registers |
  51. * +--------------------+
  52. */
  53. struct ovl_priv_data {
  54. bool user_info_dirty;
  55. struct omap_overlay_info user_info;
  56. bool info_dirty;
  57. struct omap_overlay_info info;
  58. bool shadow_info_dirty;
  59. bool extra_info_dirty;
  60. bool shadow_extra_info_dirty;
  61. bool enabled;
  62. enum omap_channel channel;
  63. u32 fifo_low, fifo_high;
  64. /*
  65. * True if overlay is to be enabled. Used to check and calculate configs
  66. * for the overlay before it is enabled in the HW.
  67. */
  68. bool enabling;
  69. };
  70. struct mgr_priv_data {
  71. bool user_info_dirty;
  72. struct omap_overlay_manager_info user_info;
  73. bool info_dirty;
  74. struct omap_overlay_manager_info info;
  75. bool shadow_info_dirty;
  76. /* If true, GO bit is up and shadow registers cannot be written.
  77. * Never true for manual update displays */
  78. bool busy;
  79. /* If true, dispc output is enabled */
  80. bool updating;
  81. /* If true, a display is enabled using this manager */
  82. bool enabled;
  83. };
  84. static struct {
  85. struct ovl_priv_data ovl_priv_data_array[MAX_DSS_OVERLAYS];
  86. struct mgr_priv_data mgr_priv_data_array[MAX_DSS_MANAGERS];
  87. bool fifo_merge_dirty;
  88. bool fifo_merge;
  89. bool irq_enabled;
  90. } dss_data;
  91. /* protects dss_data */
  92. static spinlock_t data_lock;
  93. /* lock for blocking functions */
  94. static DEFINE_MUTEX(apply_lock);
  95. static DECLARE_COMPLETION(extra_updated_completion);
  96. static void dss_register_vsync_isr(void);
  97. static struct ovl_priv_data *get_ovl_priv(struct omap_overlay *ovl)
  98. {
  99. return &dss_data.ovl_priv_data_array[ovl->id];
  100. }
  101. static struct mgr_priv_data *get_mgr_priv(struct omap_overlay_manager *mgr)
  102. {
  103. return &dss_data.mgr_priv_data_array[mgr->id];
  104. }
  105. void dss_apply_init(void)
  106. {
  107. const int num_ovls = dss_feat_get_num_ovls();
  108. int i;
  109. spin_lock_init(&data_lock);
  110. for (i = 0; i < num_ovls; ++i) {
  111. struct ovl_priv_data *op;
  112. op = &dss_data.ovl_priv_data_array[i];
  113. op->info.global_alpha = 255;
  114. switch (i) {
  115. case 0:
  116. op->info.zorder = 0;
  117. break;
  118. case 1:
  119. op->info.zorder =
  120. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 3 : 0;
  121. break;
  122. case 2:
  123. op->info.zorder =
  124. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 2 : 0;
  125. break;
  126. case 3:
  127. op->info.zorder =
  128. dss_has_feature(FEAT_ALPHA_FREE_ZORDER) ? 1 : 0;
  129. break;
  130. }
  131. op->user_info = op->info;
  132. }
  133. }
  134. static bool ovl_manual_update(struct omap_overlay *ovl)
  135. {
  136. return ovl->manager->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  137. }
  138. static bool mgr_manual_update(struct omap_overlay_manager *mgr)
  139. {
  140. return mgr->device->caps & OMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE;
  141. }
  142. static int dss_check_settings_low(struct omap_overlay_manager *mgr,
  143. struct omap_dss_device *dssdev, bool applying)
  144. {
  145. struct omap_overlay_info *oi;
  146. struct omap_overlay_manager_info *mi;
  147. struct omap_overlay *ovl;
  148. struct omap_overlay_info *ois[MAX_DSS_OVERLAYS];
  149. struct ovl_priv_data *op;
  150. struct mgr_priv_data *mp;
  151. mp = get_mgr_priv(mgr);
  152. if (applying && mp->user_info_dirty)
  153. mi = &mp->user_info;
  154. else
  155. mi = &mp->info;
  156. /* collect the infos to be tested into the array */
  157. list_for_each_entry(ovl, &mgr->overlays, list) {
  158. op = get_ovl_priv(ovl);
  159. if (!op->enabled && !op->enabling)
  160. oi = NULL;
  161. else if (applying && op->user_info_dirty)
  162. oi = &op->user_info;
  163. else
  164. oi = &op->info;
  165. ois[ovl->id] = oi;
  166. }
  167. return dss_mgr_check(mgr, dssdev, mi, ois);
  168. }
  169. /*
  170. * check manager and overlay settings using overlay_info from data->info
  171. */
  172. static int dss_check_settings(struct omap_overlay_manager *mgr,
  173. struct omap_dss_device *dssdev)
  174. {
  175. return dss_check_settings_low(mgr, dssdev, false);
  176. }
  177. /*
  178. * check manager and overlay settings using overlay_info from ovl->info if
  179. * dirty and from data->info otherwise
  180. */
  181. static int dss_check_settings_apply(struct omap_overlay_manager *mgr,
  182. struct omap_dss_device *dssdev)
  183. {
  184. return dss_check_settings_low(mgr, dssdev, true);
  185. }
  186. static bool need_isr(void)
  187. {
  188. const int num_mgrs = dss_feat_get_num_mgrs();
  189. int i;
  190. for (i = 0; i < num_mgrs; ++i) {
  191. struct omap_overlay_manager *mgr;
  192. struct mgr_priv_data *mp;
  193. struct omap_overlay *ovl;
  194. mgr = omap_dss_get_overlay_manager(i);
  195. mp = get_mgr_priv(mgr);
  196. if (!mp->enabled)
  197. continue;
  198. if (mgr_manual_update(mgr)) {
  199. /* to catch FRAMEDONE */
  200. if (mp->updating)
  201. return true;
  202. } else {
  203. /* to catch GO bit going down */
  204. if (mp->busy)
  205. return true;
  206. /* to write new values to registers */
  207. if (mp->info_dirty)
  208. return true;
  209. /* to set GO bit */
  210. if (mp->shadow_info_dirty)
  211. return true;
  212. list_for_each_entry(ovl, &mgr->overlays, list) {
  213. struct ovl_priv_data *op;
  214. op = get_ovl_priv(ovl);
  215. /*
  216. * NOTE: we check extra_info flags even for
  217. * disabled overlays, as extra_infos need to be
  218. * always written.
  219. */
  220. /* to write new values to registers */
  221. if (op->extra_info_dirty)
  222. return true;
  223. /* to set GO bit */
  224. if (op->shadow_extra_info_dirty)
  225. return true;
  226. if (!op->enabled)
  227. continue;
  228. /* to write new values to registers */
  229. if (op->info_dirty)
  230. return true;
  231. /* to set GO bit */
  232. if (op->shadow_info_dirty)
  233. return true;
  234. }
  235. }
  236. }
  237. return false;
  238. }
  239. static bool need_go(struct omap_overlay_manager *mgr)
  240. {
  241. struct omap_overlay *ovl;
  242. struct mgr_priv_data *mp;
  243. struct ovl_priv_data *op;
  244. mp = get_mgr_priv(mgr);
  245. if (mp->shadow_info_dirty)
  246. return true;
  247. list_for_each_entry(ovl, &mgr->overlays, list) {
  248. op = get_ovl_priv(ovl);
  249. if (op->shadow_info_dirty || op->shadow_extra_info_dirty)
  250. return true;
  251. }
  252. return false;
  253. }
  254. /* returns true if an extra_info field is currently being updated */
  255. static bool extra_info_update_ongoing(void)
  256. {
  257. const int num_ovls = omap_dss_get_num_overlays();
  258. struct ovl_priv_data *op;
  259. struct omap_overlay *ovl;
  260. struct mgr_priv_data *mp;
  261. int i;
  262. for (i = 0; i < num_ovls; ++i) {
  263. ovl = omap_dss_get_overlay(i);
  264. op = get_ovl_priv(ovl);
  265. if (!ovl->manager)
  266. continue;
  267. mp = get_mgr_priv(ovl->manager);
  268. if (!mp->enabled)
  269. continue;
  270. if (!mp->updating)
  271. continue;
  272. if (op->extra_info_dirty || op->shadow_extra_info_dirty)
  273. return true;
  274. }
  275. return false;
  276. }
  277. /* wait until no extra_info updates are pending */
  278. static void wait_pending_extra_info_updates(void)
  279. {
  280. bool updating;
  281. unsigned long flags;
  282. unsigned long t;
  283. spin_lock_irqsave(&data_lock, flags);
  284. updating = extra_info_update_ongoing();
  285. if (!updating) {
  286. spin_unlock_irqrestore(&data_lock, flags);
  287. return;
  288. }
  289. init_completion(&extra_updated_completion);
  290. spin_unlock_irqrestore(&data_lock, flags);
  291. t = msecs_to_jiffies(500);
  292. wait_for_completion_timeout(&extra_updated_completion, t);
  293. updating = extra_info_update_ongoing();
  294. WARN_ON(updating);
  295. }
  296. int dss_mgr_wait_for_go(struct omap_overlay_manager *mgr)
  297. {
  298. unsigned long timeout = msecs_to_jiffies(500);
  299. struct mgr_priv_data *mp;
  300. u32 irq;
  301. int r;
  302. int i;
  303. struct omap_dss_device *dssdev = mgr->device;
  304. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  305. return 0;
  306. if (mgr_manual_update(mgr))
  307. return 0;
  308. irq = dispc_mgr_get_vsync_irq(mgr->id);
  309. mp = get_mgr_priv(mgr);
  310. i = 0;
  311. while (1) {
  312. unsigned long flags;
  313. bool shadow_dirty, dirty;
  314. spin_lock_irqsave(&data_lock, flags);
  315. dirty = mp->info_dirty;
  316. shadow_dirty = mp->shadow_info_dirty;
  317. spin_unlock_irqrestore(&data_lock, flags);
  318. if (!dirty && !shadow_dirty) {
  319. r = 0;
  320. break;
  321. }
  322. /* 4 iterations is the worst case:
  323. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  324. * 2 - first VSYNC, dirty = true
  325. * 3 - dirty = false, shadow_dirty = true
  326. * 4 - shadow_dirty = false */
  327. if (i++ == 3) {
  328. DSSERR("mgr(%d)->wait_for_go() not finishing\n",
  329. mgr->id);
  330. r = 0;
  331. break;
  332. }
  333. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  334. if (r == -ERESTARTSYS)
  335. break;
  336. if (r) {
  337. DSSERR("mgr(%d)->wait_for_go() timeout\n", mgr->id);
  338. break;
  339. }
  340. }
  341. return r;
  342. }
  343. int dss_mgr_wait_for_go_ovl(struct omap_overlay *ovl)
  344. {
  345. unsigned long timeout = msecs_to_jiffies(500);
  346. struct ovl_priv_data *op;
  347. struct omap_dss_device *dssdev;
  348. u32 irq;
  349. int r;
  350. int i;
  351. if (!ovl->manager)
  352. return 0;
  353. dssdev = ovl->manager->device;
  354. if (!dssdev || dssdev->state != OMAP_DSS_DISPLAY_ACTIVE)
  355. return 0;
  356. if (ovl_manual_update(ovl))
  357. return 0;
  358. irq = dispc_mgr_get_vsync_irq(ovl->manager->id);
  359. op = get_ovl_priv(ovl);
  360. i = 0;
  361. while (1) {
  362. unsigned long flags;
  363. bool shadow_dirty, dirty;
  364. spin_lock_irqsave(&data_lock, flags);
  365. dirty = op->info_dirty;
  366. shadow_dirty = op->shadow_info_dirty;
  367. spin_unlock_irqrestore(&data_lock, flags);
  368. if (!dirty && !shadow_dirty) {
  369. r = 0;
  370. break;
  371. }
  372. /* 4 iterations is the worst case:
  373. * 1 - initial iteration, dirty = true (between VFP and VSYNC)
  374. * 2 - first VSYNC, dirty = true
  375. * 3 - dirty = false, shadow_dirty = true
  376. * 4 - shadow_dirty = false */
  377. if (i++ == 3) {
  378. DSSERR("ovl(%d)->wait_for_go() not finishing\n",
  379. ovl->id);
  380. r = 0;
  381. break;
  382. }
  383. r = omap_dispc_wait_for_irq_interruptible_timeout(irq, timeout);
  384. if (r == -ERESTARTSYS)
  385. break;
  386. if (r) {
  387. DSSERR("ovl(%d)->wait_for_go() timeout\n", ovl->id);
  388. break;
  389. }
  390. }
  391. return r;
  392. }
  393. static void dss_ovl_write_regs(struct omap_overlay *ovl)
  394. {
  395. struct ovl_priv_data *op = get_ovl_priv(ovl);
  396. struct omap_overlay_info *oi;
  397. bool ilace, replication;
  398. struct mgr_priv_data *mp;
  399. int r;
  400. DSSDBGF("%d", ovl->id);
  401. if (!op->enabled || !op->info_dirty)
  402. return;
  403. oi = &op->info;
  404. replication = dss_use_replication(ovl->manager->device, oi->color_mode);
  405. ilace = ovl->manager->device->type == OMAP_DISPLAY_TYPE_VENC;
  406. r = dispc_ovl_setup(ovl->id, oi, ilace, replication);
  407. if (r) {
  408. /*
  409. * We can't do much here, as this function can be called from
  410. * vsync interrupt.
  411. */
  412. DSSERR("dispc_ovl_setup failed for ovl %d\n", ovl->id);
  413. /* This will leave fifo configurations in a nonoptimal state */
  414. op->enabled = false;
  415. dispc_ovl_enable(ovl->id, false);
  416. return;
  417. }
  418. mp = get_mgr_priv(ovl->manager);
  419. op->info_dirty = false;
  420. if (mp->updating)
  421. op->shadow_info_dirty = true;
  422. }
  423. static void dss_ovl_write_regs_extra(struct omap_overlay *ovl)
  424. {
  425. struct ovl_priv_data *op = get_ovl_priv(ovl);
  426. struct mgr_priv_data *mp;
  427. DSSDBGF("%d", ovl->id);
  428. if (!op->extra_info_dirty)
  429. return;
  430. /* note: write also when op->enabled == false, so that the ovl gets
  431. * disabled */
  432. dispc_ovl_enable(ovl->id, op->enabled);
  433. dispc_ovl_set_channel_out(ovl->id, op->channel);
  434. dispc_ovl_set_fifo_threshold(ovl->id, op->fifo_low, op->fifo_high);
  435. mp = get_mgr_priv(ovl->manager);
  436. op->extra_info_dirty = false;
  437. if (mp->updating)
  438. op->shadow_extra_info_dirty = true;
  439. }
  440. static void dss_mgr_write_regs(struct omap_overlay_manager *mgr)
  441. {
  442. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  443. struct omap_overlay *ovl;
  444. DSSDBGF("%d", mgr->id);
  445. if (!mp->enabled)
  446. return;
  447. WARN_ON(mp->busy);
  448. /* Commit overlay settings */
  449. list_for_each_entry(ovl, &mgr->overlays, list) {
  450. dss_ovl_write_regs(ovl);
  451. dss_ovl_write_regs_extra(ovl);
  452. }
  453. if (mp->info_dirty) {
  454. dispc_mgr_setup(mgr->id, &mp->info);
  455. mp->info_dirty = false;
  456. if (mp->updating)
  457. mp->shadow_info_dirty = true;
  458. }
  459. }
  460. static void dss_write_regs_common(void)
  461. {
  462. const int num_mgrs = omap_dss_get_num_overlay_managers();
  463. int i;
  464. if (!dss_data.fifo_merge_dirty)
  465. return;
  466. for (i = 0; i < num_mgrs; ++i) {
  467. struct omap_overlay_manager *mgr;
  468. struct mgr_priv_data *mp;
  469. mgr = omap_dss_get_overlay_manager(i);
  470. mp = get_mgr_priv(mgr);
  471. if (mp->enabled) {
  472. if (dss_data.fifo_merge_dirty) {
  473. dispc_enable_fifomerge(dss_data.fifo_merge);
  474. dss_data.fifo_merge_dirty = false;
  475. }
  476. if (mp->updating)
  477. mp->shadow_info_dirty = true;
  478. }
  479. }
  480. }
  481. static void dss_write_regs(void)
  482. {
  483. const int num_mgrs = omap_dss_get_num_overlay_managers();
  484. int i;
  485. dss_write_regs_common();
  486. for (i = 0; i < num_mgrs; ++i) {
  487. struct omap_overlay_manager *mgr;
  488. struct mgr_priv_data *mp;
  489. int r;
  490. mgr = omap_dss_get_overlay_manager(i);
  491. mp = get_mgr_priv(mgr);
  492. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  493. continue;
  494. r = dss_check_settings(mgr, mgr->device);
  495. if (r) {
  496. DSSERR("cannot write registers for manager %s: "
  497. "illegal configuration\n", mgr->name);
  498. continue;
  499. }
  500. dss_mgr_write_regs(mgr);
  501. }
  502. }
  503. static void dss_set_go_bits(void)
  504. {
  505. const int num_mgrs = omap_dss_get_num_overlay_managers();
  506. int i;
  507. for (i = 0; i < num_mgrs; ++i) {
  508. struct omap_overlay_manager *mgr;
  509. struct mgr_priv_data *mp;
  510. mgr = omap_dss_get_overlay_manager(i);
  511. mp = get_mgr_priv(mgr);
  512. if (!mp->enabled || mgr_manual_update(mgr) || mp->busy)
  513. continue;
  514. if (!need_go(mgr))
  515. continue;
  516. mp->busy = true;
  517. if (!dss_data.irq_enabled && need_isr())
  518. dss_register_vsync_isr();
  519. dispc_mgr_go(mgr->id);
  520. }
  521. }
  522. void dss_mgr_start_update(struct omap_overlay_manager *mgr)
  523. {
  524. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  525. unsigned long flags;
  526. int r;
  527. spin_lock_irqsave(&data_lock, flags);
  528. WARN_ON(mp->updating);
  529. r = dss_check_settings(mgr, mgr->device);
  530. if (r) {
  531. DSSERR("cannot start manual update: illegal configuration\n");
  532. spin_unlock_irqrestore(&data_lock, flags);
  533. return;
  534. }
  535. dss_mgr_write_regs(mgr);
  536. dss_write_regs_common();
  537. mp->updating = true;
  538. if (!dss_data.irq_enabled && need_isr())
  539. dss_register_vsync_isr();
  540. dispc_mgr_enable(mgr->id, true);
  541. spin_unlock_irqrestore(&data_lock, flags);
  542. }
  543. static void dss_apply_irq_handler(void *data, u32 mask);
  544. static void dss_register_vsync_isr(void)
  545. {
  546. const int num_mgrs = dss_feat_get_num_mgrs();
  547. u32 mask;
  548. int r, i;
  549. mask = 0;
  550. for (i = 0; i < num_mgrs; ++i)
  551. mask |= dispc_mgr_get_vsync_irq(i);
  552. for (i = 0; i < num_mgrs; ++i)
  553. mask |= dispc_mgr_get_framedone_irq(i);
  554. r = omap_dispc_register_isr(dss_apply_irq_handler, NULL, mask);
  555. WARN_ON(r);
  556. dss_data.irq_enabled = true;
  557. }
  558. static void dss_unregister_vsync_isr(void)
  559. {
  560. const int num_mgrs = dss_feat_get_num_mgrs();
  561. u32 mask;
  562. int r, i;
  563. mask = 0;
  564. for (i = 0; i < num_mgrs; ++i)
  565. mask |= dispc_mgr_get_vsync_irq(i);
  566. for (i = 0; i < num_mgrs; ++i)
  567. mask |= dispc_mgr_get_framedone_irq(i);
  568. r = omap_dispc_unregister_isr(dss_apply_irq_handler, NULL, mask);
  569. WARN_ON(r);
  570. dss_data.irq_enabled = false;
  571. }
  572. static void mgr_clear_shadow_dirty(struct omap_overlay_manager *mgr)
  573. {
  574. struct omap_overlay *ovl;
  575. struct mgr_priv_data *mp;
  576. struct ovl_priv_data *op;
  577. mp = get_mgr_priv(mgr);
  578. mp->shadow_info_dirty = false;
  579. list_for_each_entry(ovl, &mgr->overlays, list) {
  580. op = get_ovl_priv(ovl);
  581. op->shadow_info_dirty = false;
  582. op->shadow_extra_info_dirty = false;
  583. }
  584. }
  585. static void dss_apply_irq_handler(void *data, u32 mask)
  586. {
  587. const int num_mgrs = dss_feat_get_num_mgrs();
  588. int i;
  589. bool extra_updating;
  590. spin_lock(&data_lock);
  591. /* clear busy, updating flags, shadow_dirty flags */
  592. for (i = 0; i < num_mgrs; i++) {
  593. struct omap_overlay_manager *mgr;
  594. struct mgr_priv_data *mp;
  595. bool was_updating;
  596. mgr = omap_dss_get_overlay_manager(i);
  597. mp = get_mgr_priv(mgr);
  598. if (!mp->enabled)
  599. continue;
  600. was_updating = mp->updating;
  601. mp->updating = dispc_mgr_is_enabled(i);
  602. if (!mgr_manual_update(mgr)) {
  603. bool was_busy = mp->busy;
  604. mp->busy = dispc_mgr_go_busy(i);
  605. if (was_busy && !mp->busy)
  606. mgr_clear_shadow_dirty(mgr);
  607. } else {
  608. if (was_updating && !mp->updating)
  609. mgr_clear_shadow_dirty(mgr);
  610. }
  611. }
  612. dss_write_regs();
  613. dss_set_go_bits();
  614. extra_updating = extra_info_update_ongoing();
  615. if (!extra_updating)
  616. complete_all(&extra_updated_completion);
  617. if (!need_isr())
  618. dss_unregister_vsync_isr();
  619. spin_unlock(&data_lock);
  620. }
  621. static void omap_dss_mgr_apply_ovl(struct omap_overlay *ovl)
  622. {
  623. struct ovl_priv_data *op;
  624. op = get_ovl_priv(ovl);
  625. if (!op->user_info_dirty)
  626. return;
  627. op->user_info_dirty = false;
  628. op->info_dirty = true;
  629. op->info = op->user_info;
  630. }
  631. static void omap_dss_mgr_apply_mgr(struct omap_overlay_manager *mgr)
  632. {
  633. struct mgr_priv_data *mp;
  634. mp = get_mgr_priv(mgr);
  635. if (!mp->user_info_dirty)
  636. return;
  637. mp->user_info_dirty = false;
  638. mp->info_dirty = true;
  639. mp->info = mp->user_info;
  640. }
  641. int omap_dss_mgr_apply(struct omap_overlay_manager *mgr)
  642. {
  643. unsigned long flags;
  644. struct omap_overlay *ovl;
  645. int r;
  646. DSSDBG("omap_dss_mgr_apply(%s)\n", mgr->name);
  647. spin_lock_irqsave(&data_lock, flags);
  648. r = dss_check_settings_apply(mgr, mgr->device);
  649. if (r) {
  650. spin_unlock_irqrestore(&data_lock, flags);
  651. DSSERR("failed to apply settings: illegal configuration.\n");
  652. return r;
  653. }
  654. /* Configure overlays */
  655. list_for_each_entry(ovl, &mgr->overlays, list)
  656. omap_dss_mgr_apply_ovl(ovl);
  657. /* Configure manager */
  658. omap_dss_mgr_apply_mgr(mgr);
  659. dss_write_regs();
  660. dss_set_go_bits();
  661. spin_unlock_irqrestore(&data_lock, flags);
  662. return 0;
  663. }
  664. static void dss_apply_ovl_enable(struct omap_overlay *ovl, bool enable)
  665. {
  666. struct ovl_priv_data *op;
  667. op = get_ovl_priv(ovl);
  668. if (op->enabled == enable)
  669. return;
  670. op->enabled = enable;
  671. op->extra_info_dirty = true;
  672. }
  673. static void dss_apply_ovl_fifo_thresholds(struct omap_overlay *ovl,
  674. u32 fifo_low, u32 fifo_high)
  675. {
  676. struct ovl_priv_data *op = get_ovl_priv(ovl);
  677. if (op->fifo_low == fifo_low && op->fifo_high == fifo_high)
  678. return;
  679. op->fifo_low = fifo_low;
  680. op->fifo_high = fifo_high;
  681. op->extra_info_dirty = true;
  682. }
  683. static void dss_apply_fifo_merge(bool use_fifo_merge)
  684. {
  685. if (dss_data.fifo_merge == use_fifo_merge)
  686. return;
  687. dss_data.fifo_merge = use_fifo_merge;
  688. dss_data.fifo_merge_dirty = true;
  689. }
  690. static void dss_ovl_setup_fifo(struct omap_overlay *ovl)
  691. {
  692. struct ovl_priv_data *op = get_ovl_priv(ovl);
  693. struct omap_dss_device *dssdev;
  694. u32 size, burst_size;
  695. u32 fifo_low, fifo_high;
  696. if (!op->enabled && !op->enabling)
  697. return;
  698. dssdev = ovl->manager->device;
  699. size = dispc_ovl_get_fifo_size(ovl->id);
  700. burst_size = dispc_ovl_get_burst_size(ovl->id);
  701. switch (dssdev->type) {
  702. case OMAP_DISPLAY_TYPE_DPI:
  703. case OMAP_DISPLAY_TYPE_DBI:
  704. case OMAP_DISPLAY_TYPE_SDI:
  705. case OMAP_DISPLAY_TYPE_VENC:
  706. case OMAP_DISPLAY_TYPE_HDMI:
  707. default_get_overlay_fifo_thresholds(ovl->id, size,
  708. burst_size, &fifo_low, &fifo_high);
  709. break;
  710. #ifdef CONFIG_OMAP2_DSS_DSI
  711. case OMAP_DISPLAY_TYPE_DSI:
  712. dsi_get_overlay_fifo_thresholds(ovl->id, size,
  713. burst_size, &fifo_low, &fifo_high);
  714. break;
  715. #endif
  716. default:
  717. BUG();
  718. }
  719. dss_apply_ovl_fifo_thresholds(ovl, fifo_low, fifo_high);
  720. }
  721. static void dss_mgr_setup_fifos(struct omap_overlay_manager *mgr)
  722. {
  723. struct omap_overlay *ovl;
  724. struct mgr_priv_data *mp;
  725. mp = get_mgr_priv(mgr);
  726. if (!mp->enabled)
  727. return;
  728. list_for_each_entry(ovl, &mgr->overlays, list)
  729. dss_ovl_setup_fifo(ovl);
  730. }
  731. static void dss_setup_fifos(void)
  732. {
  733. const int num_mgrs = omap_dss_get_num_overlay_managers();
  734. struct omap_overlay_manager *mgr;
  735. int i;
  736. for (i = 0; i < num_mgrs; ++i) {
  737. mgr = omap_dss_get_overlay_manager(i);
  738. dss_mgr_setup_fifos(mgr);
  739. }
  740. }
  741. int dss_mgr_enable(struct omap_overlay_manager *mgr)
  742. {
  743. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  744. unsigned long flags;
  745. int r;
  746. mutex_lock(&apply_lock);
  747. if (mp->enabled)
  748. goto out;
  749. spin_lock_irqsave(&data_lock, flags);
  750. mp->enabled = true;
  751. r = dss_check_settings(mgr, mgr->device);
  752. if (r) {
  753. DSSERR("failed to enable manager %d: check_settings failed\n",
  754. mgr->id);
  755. goto err;
  756. }
  757. dss_setup_fifos();
  758. dss_write_regs();
  759. dss_set_go_bits();
  760. if (!mgr_manual_update(mgr))
  761. mp->updating = true;
  762. spin_unlock_irqrestore(&data_lock, flags);
  763. if (!mgr_manual_update(mgr))
  764. dispc_mgr_enable(mgr->id, true);
  765. out:
  766. mutex_unlock(&apply_lock);
  767. return 0;
  768. err:
  769. mp->enabled = false;
  770. spin_unlock_irqrestore(&data_lock, flags);
  771. mutex_unlock(&apply_lock);
  772. return r;
  773. }
  774. void dss_mgr_disable(struct omap_overlay_manager *mgr)
  775. {
  776. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  777. unsigned long flags;
  778. mutex_lock(&apply_lock);
  779. if (!mp->enabled)
  780. goto out;
  781. if (!mgr_manual_update(mgr))
  782. dispc_mgr_enable(mgr->id, false);
  783. spin_lock_irqsave(&data_lock, flags);
  784. mp->updating = false;
  785. mp->enabled = false;
  786. spin_unlock_irqrestore(&data_lock, flags);
  787. out:
  788. mutex_unlock(&apply_lock);
  789. }
  790. int dss_mgr_set_info(struct omap_overlay_manager *mgr,
  791. struct omap_overlay_manager_info *info)
  792. {
  793. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  794. unsigned long flags;
  795. int r;
  796. r = dss_mgr_simple_check(mgr, info);
  797. if (r)
  798. return r;
  799. spin_lock_irqsave(&data_lock, flags);
  800. mp->user_info = *info;
  801. mp->user_info_dirty = true;
  802. spin_unlock_irqrestore(&data_lock, flags);
  803. return 0;
  804. }
  805. void dss_mgr_get_info(struct omap_overlay_manager *mgr,
  806. struct omap_overlay_manager_info *info)
  807. {
  808. struct mgr_priv_data *mp = get_mgr_priv(mgr);
  809. unsigned long flags;
  810. spin_lock_irqsave(&data_lock, flags);
  811. *info = mp->user_info;
  812. spin_unlock_irqrestore(&data_lock, flags);
  813. }
  814. int dss_mgr_set_device(struct omap_overlay_manager *mgr,
  815. struct omap_dss_device *dssdev)
  816. {
  817. int r;
  818. mutex_lock(&apply_lock);
  819. if (dssdev->manager) {
  820. DSSERR("display '%s' already has a manager '%s'\n",
  821. dssdev->name, dssdev->manager->name);
  822. r = -EINVAL;
  823. goto err;
  824. }
  825. if ((mgr->supported_displays & dssdev->type) == 0) {
  826. DSSERR("display '%s' does not support manager '%s'\n",
  827. dssdev->name, mgr->name);
  828. r = -EINVAL;
  829. goto err;
  830. }
  831. dssdev->manager = mgr;
  832. mgr->device = dssdev;
  833. mutex_unlock(&apply_lock);
  834. return 0;
  835. err:
  836. mutex_unlock(&apply_lock);
  837. return r;
  838. }
  839. int dss_mgr_unset_device(struct omap_overlay_manager *mgr)
  840. {
  841. int r;
  842. mutex_lock(&apply_lock);
  843. if (!mgr->device) {
  844. DSSERR("failed to unset display, display not set.\n");
  845. r = -EINVAL;
  846. goto err;
  847. }
  848. /*
  849. * Don't allow currently enabled displays to have the overlay manager
  850. * pulled out from underneath them
  851. */
  852. if (mgr->device->state != OMAP_DSS_DISPLAY_DISABLED) {
  853. r = -EINVAL;
  854. goto err;
  855. }
  856. mgr->device->manager = NULL;
  857. mgr->device = NULL;
  858. mutex_unlock(&apply_lock);
  859. return 0;
  860. err:
  861. mutex_unlock(&apply_lock);
  862. return r;
  863. }
  864. int dss_ovl_set_info(struct omap_overlay *ovl,
  865. struct omap_overlay_info *info)
  866. {
  867. struct ovl_priv_data *op = get_ovl_priv(ovl);
  868. unsigned long flags;
  869. int r;
  870. r = dss_ovl_simple_check(ovl, info);
  871. if (r)
  872. return r;
  873. spin_lock_irqsave(&data_lock, flags);
  874. op->user_info = *info;
  875. op->user_info_dirty = true;
  876. spin_unlock_irqrestore(&data_lock, flags);
  877. return 0;
  878. }
  879. void dss_ovl_get_info(struct omap_overlay *ovl,
  880. struct omap_overlay_info *info)
  881. {
  882. struct ovl_priv_data *op = get_ovl_priv(ovl);
  883. unsigned long flags;
  884. spin_lock_irqsave(&data_lock, flags);
  885. *info = op->user_info;
  886. spin_unlock_irqrestore(&data_lock, flags);
  887. }
  888. int dss_ovl_set_manager(struct omap_overlay *ovl,
  889. struct omap_overlay_manager *mgr)
  890. {
  891. struct ovl_priv_data *op = get_ovl_priv(ovl);
  892. unsigned long flags;
  893. int r;
  894. if (!mgr)
  895. return -EINVAL;
  896. mutex_lock(&apply_lock);
  897. if (ovl->manager) {
  898. DSSERR("overlay '%s' already has a manager '%s'\n",
  899. ovl->name, ovl->manager->name);
  900. r = -EINVAL;
  901. goto err;
  902. }
  903. spin_lock_irqsave(&data_lock, flags);
  904. if (op->enabled) {
  905. spin_unlock_irqrestore(&data_lock, flags);
  906. DSSERR("overlay has to be disabled to change the manager\n");
  907. r = -EINVAL;
  908. goto err;
  909. }
  910. op->channel = mgr->id;
  911. op->extra_info_dirty = true;
  912. ovl->manager = mgr;
  913. list_add_tail(&ovl->list, &mgr->overlays);
  914. spin_unlock_irqrestore(&data_lock, flags);
  915. /* XXX: When there is an overlay on a DSI manual update display, and
  916. * the overlay is first disabled, then moved to tv, and enabled, we
  917. * seem to get SYNC_LOST_DIGIT error.
  918. *
  919. * Waiting doesn't seem to help, but updating the manual update display
  920. * after disabling the overlay seems to fix this. This hints that the
  921. * overlay is perhaps somehow tied to the LCD output until the output
  922. * is updated.
  923. *
  924. * Userspace workaround for this is to update the LCD after disabling
  925. * the overlay, but before moving the overlay to TV.
  926. */
  927. mutex_unlock(&apply_lock);
  928. return 0;
  929. err:
  930. mutex_unlock(&apply_lock);
  931. return r;
  932. }
  933. int dss_ovl_unset_manager(struct omap_overlay *ovl)
  934. {
  935. struct ovl_priv_data *op = get_ovl_priv(ovl);
  936. unsigned long flags;
  937. int r;
  938. mutex_lock(&apply_lock);
  939. if (!ovl->manager) {
  940. DSSERR("failed to detach overlay: manager not set\n");
  941. r = -EINVAL;
  942. goto err;
  943. }
  944. spin_lock_irqsave(&data_lock, flags);
  945. if (op->enabled) {
  946. spin_unlock_irqrestore(&data_lock, flags);
  947. DSSERR("overlay has to be disabled to unset the manager\n");
  948. r = -EINVAL;
  949. goto err;
  950. }
  951. op->channel = -1;
  952. ovl->manager = NULL;
  953. list_del(&ovl->list);
  954. spin_unlock_irqrestore(&data_lock, flags);
  955. mutex_unlock(&apply_lock);
  956. return 0;
  957. err:
  958. mutex_unlock(&apply_lock);
  959. return r;
  960. }
  961. bool dss_ovl_is_enabled(struct omap_overlay *ovl)
  962. {
  963. struct ovl_priv_data *op = get_ovl_priv(ovl);
  964. unsigned long flags;
  965. bool e;
  966. spin_lock_irqsave(&data_lock, flags);
  967. e = op->enabled;
  968. spin_unlock_irqrestore(&data_lock, flags);
  969. return e;
  970. }
  971. int dss_ovl_enable(struct omap_overlay *ovl)
  972. {
  973. struct ovl_priv_data *op = get_ovl_priv(ovl);
  974. unsigned long flags;
  975. int r;
  976. mutex_lock(&apply_lock);
  977. if (op->enabled) {
  978. r = 0;
  979. goto err1;
  980. }
  981. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  982. r = -EINVAL;
  983. goto err1;
  984. }
  985. spin_lock_irqsave(&data_lock, flags);
  986. op->enabling = true;
  987. r = dss_check_settings(ovl->manager, ovl->manager->device);
  988. if (r) {
  989. DSSERR("failed to enable overlay %d: check_settings failed\n",
  990. ovl->id);
  991. goto err2;
  992. }
  993. dss_setup_fifos();
  994. op->enabling = false;
  995. dss_apply_ovl_enable(ovl, true);
  996. dss_write_regs();
  997. dss_set_go_bits();
  998. spin_unlock_irqrestore(&data_lock, flags);
  999. mutex_unlock(&apply_lock);
  1000. return 0;
  1001. err2:
  1002. op->enabling = false;
  1003. spin_unlock_irqrestore(&data_lock, flags);
  1004. err1:
  1005. mutex_unlock(&apply_lock);
  1006. return r;
  1007. }
  1008. int dss_ovl_disable(struct omap_overlay *ovl)
  1009. {
  1010. struct ovl_priv_data *op = get_ovl_priv(ovl);
  1011. unsigned long flags;
  1012. int r;
  1013. mutex_lock(&apply_lock);
  1014. if (!op->enabled) {
  1015. r = 0;
  1016. goto err;
  1017. }
  1018. if (ovl->manager == NULL || ovl->manager->device == NULL) {
  1019. r = -EINVAL;
  1020. goto err;
  1021. }
  1022. spin_lock_irqsave(&data_lock, flags);
  1023. dss_apply_ovl_enable(ovl, false);
  1024. dss_write_regs();
  1025. dss_set_go_bits();
  1026. spin_unlock_irqrestore(&data_lock, flags);
  1027. mutex_unlock(&apply_lock);
  1028. return 0;
  1029. err:
  1030. mutex_unlock(&apply_lock);
  1031. return r;
  1032. }