abx500.h 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. /*
  2. * Copyright (C) 2007-2009 ST-Ericsson AB
  3. * License terms: GNU General Public License (GPL) version 2
  4. * AB3100 core access functions
  5. * Author: Linus Walleij <linus.walleij@stericsson.com>
  6. *
  7. * ABX500 core access functions.
  8. * The abx500 interface is used for the Analog Baseband chip
  9. * ab3100, ab3550, ab5500 and possibly comming. It is not used for
  10. * ab4500 and ab8500 since they are another family of chip.
  11. *
  12. * Author: Mattias Wallin <mattias.wallin@stericsson.com>
  13. * Author: Mattias Nilsson <mattias.i.nilsson@stericsson.com>
  14. * Author: Bengt Jonsson <bengt.g.jonsson@stericsson.com>
  15. * Author: Rickard Andersson <rickard.andersson@stericsson.com>
  16. */
  17. #include <linux/device.h>
  18. #include <linux/regulator/machine.h>
  19. #ifndef MFD_ABX500_H
  20. #define MFD_ABX500_H
  21. #define AB3100_P1A 0xc0
  22. #define AB3100_P1B 0xc1
  23. #define AB3100_P1C 0xc2
  24. #define AB3100_P1D 0xc3
  25. #define AB3100_P1E 0xc4
  26. #define AB3100_P1F 0xc5
  27. #define AB3100_P1G 0xc6
  28. #define AB3100_R2A 0xc7
  29. #define AB3100_R2B 0xc8
  30. #define AB3550_P1A 0x10
  31. #define AB5500_1_0 0x20
  32. #define AB5500_2_0 0x21
  33. #define AB5500_2_1 0x22
  34. /*
  35. * AB3100, EVENTA1, A2 and A3 event register flags
  36. * these are catenated into a single 32-bit flag in the code
  37. * for event notification broadcasts.
  38. */
  39. #define AB3100_EVENTA1_ONSWA (0x01<<16)
  40. #define AB3100_EVENTA1_ONSWB (0x02<<16)
  41. #define AB3100_EVENTA1_ONSWC (0x04<<16)
  42. #define AB3100_EVENTA1_DCIO (0x08<<16)
  43. #define AB3100_EVENTA1_OVER_TEMP (0x10<<16)
  44. #define AB3100_EVENTA1_SIM_OFF (0x20<<16)
  45. #define AB3100_EVENTA1_VBUS (0x40<<16)
  46. #define AB3100_EVENTA1_VSET_USB (0x80<<16)
  47. #define AB3100_EVENTA2_READY_TX (0x01<<8)
  48. #define AB3100_EVENTA2_READY_RX (0x02<<8)
  49. #define AB3100_EVENTA2_OVERRUN_ERROR (0x04<<8)
  50. #define AB3100_EVENTA2_FRAMING_ERROR (0x08<<8)
  51. #define AB3100_EVENTA2_CHARG_OVERCURRENT (0x10<<8)
  52. #define AB3100_EVENTA2_MIDR (0x20<<8)
  53. #define AB3100_EVENTA2_BATTERY_REM (0x40<<8)
  54. #define AB3100_EVENTA2_ALARM (0x80<<8)
  55. #define AB3100_EVENTA3_ADC_TRIG5 (0x01)
  56. #define AB3100_EVENTA3_ADC_TRIG4 (0x02)
  57. #define AB3100_EVENTA3_ADC_TRIG3 (0x04)
  58. #define AB3100_EVENTA3_ADC_TRIG2 (0x08)
  59. #define AB3100_EVENTA3_ADC_TRIGVBAT (0x10)
  60. #define AB3100_EVENTA3_ADC_TRIGVTX (0x20)
  61. #define AB3100_EVENTA3_ADC_TRIG1 (0x40)
  62. #define AB3100_EVENTA3_ADC_TRIG0 (0x80)
  63. /* AB3100, STR register flags */
  64. #define AB3100_STR_ONSWA (0x01)
  65. #define AB3100_STR_ONSWB (0x02)
  66. #define AB3100_STR_ONSWC (0x04)
  67. #define AB3100_STR_DCIO (0x08)
  68. #define AB3100_STR_BOOT_MODE (0x10)
  69. #define AB3100_STR_SIM_OFF (0x20)
  70. #define AB3100_STR_BATT_REMOVAL (0x40)
  71. #define AB3100_STR_VBUS (0x80)
  72. /*
  73. * AB3100 contains 8 regulators, one external regulator controller
  74. * and a buck converter, further the LDO E and buck converter can
  75. * have separate settings if they are in sleep mode, this is
  76. * modeled as a separate regulator.
  77. */
  78. #define AB3100_NUM_REGULATORS 10
  79. /**
  80. * struct ab3100
  81. * @access_mutex: lock out concurrent accesses to the AB3100 registers
  82. * @dev: pointer to the containing device
  83. * @i2c_client: I2C client for this chip
  84. * @testreg_client: secondary client for test registers
  85. * @chip_name: name of this chip variant
  86. * @chip_id: 8 bit chip ID for this chip variant
  87. * @event_subscribers: event subscribers are listed here
  88. * @startup_events: a copy of the first reading of the event registers
  89. * @startup_events_read: whether the first events have been read
  90. *
  91. * This struct is PRIVATE and devices using it should NOT
  92. * access ANY fields. It is used as a token for calling the
  93. * AB3100 functions.
  94. */
  95. struct ab3100 {
  96. struct mutex access_mutex;
  97. struct device *dev;
  98. struct i2c_client *i2c_client;
  99. struct i2c_client *testreg_client;
  100. char chip_name[32];
  101. u8 chip_id;
  102. struct blocking_notifier_head event_subscribers;
  103. u8 startup_events[3];
  104. bool startup_events_read;
  105. };
  106. /**
  107. * struct ab3100_platform_data
  108. * Data supplied to initialize board connections to the AB3100
  109. * @reg_constraints: regulator constraints for target board
  110. * the order of these constraints are: LDO A, C, D, E,
  111. * F, G, H, K, EXT and BUCK.
  112. * @reg_initvals: initial values for the regulator registers
  113. * plus two sleep settings for LDO E and the BUCK converter.
  114. * exactly AB3100_NUM_REGULATORS+2 values must be sent in.
  115. * Order: LDO A, C, E, E sleep, F, G, H, K, EXT, BUCK,
  116. * BUCK sleep, LDO D. (LDO D need to be initialized last.)
  117. * @external_voltage: voltage level of the external regulator.
  118. */
  119. struct ab3100_platform_data {
  120. struct regulator_init_data reg_constraints[AB3100_NUM_REGULATORS];
  121. u8 reg_initvals[AB3100_NUM_REGULATORS+2];
  122. int external_voltage;
  123. };
  124. int ab3100_event_register(struct ab3100 *ab3100,
  125. struct notifier_block *nb);
  126. int ab3100_event_unregister(struct ab3100 *ab3100,
  127. struct notifier_block *nb);
  128. /* AB3550, STR register flags */
  129. #define AB3550_STR_ONSWA (0x01)
  130. #define AB3550_STR_ONSWB (0x02)
  131. #define AB3550_STR_ONSWC (0x04)
  132. #define AB3550_STR_DCIO (0x08)
  133. #define AB3550_STR_BOOT_MODE (0x10)
  134. #define AB3550_STR_SIM_OFF (0x20)
  135. #define AB3550_STR_BATT_REMOVAL (0x40)
  136. #define AB3550_STR_VBUS (0x80)
  137. /* Interrupt mask registers */
  138. #define AB3550_IMR1 0x29
  139. #define AB3550_IMR2 0x2a
  140. #define AB3550_IMR3 0x2b
  141. #define AB3550_IMR4 0x2c
  142. #define AB3550_IMR5 0x2d
  143. enum ab3550_devid {
  144. AB3550_DEVID_ADC,
  145. AB3550_DEVID_DAC,
  146. AB3550_DEVID_LEDS,
  147. AB3550_DEVID_POWER,
  148. AB3550_DEVID_REGULATORS,
  149. AB3550_DEVID_SIM,
  150. AB3550_DEVID_UART,
  151. AB3550_DEVID_RTC,
  152. AB3550_DEVID_CHARGER,
  153. AB3550_DEVID_FUELGAUGE,
  154. AB3550_DEVID_VIBRATOR,
  155. AB3550_DEVID_CODEC,
  156. AB3550_NUM_DEVICES,
  157. };
  158. /**
  159. * struct abx500_init_setting
  160. * Initial value of the registers for driver to use during setup.
  161. */
  162. struct abx500_init_settings {
  163. u8 bank;
  164. u8 reg;
  165. u8 setting;
  166. };
  167. /**
  168. * struct ab3550_platform_data
  169. * Data supplied to initialize board connections to the AB3550
  170. */
  171. struct ab3550_platform_data {
  172. struct {unsigned int base; unsigned int count; } irq;
  173. void *dev_data[AB3550_NUM_DEVICES];
  174. size_t dev_data_sz[AB3550_NUM_DEVICES];
  175. struct abx500_init_settings *init_settings;
  176. unsigned int init_settings_sz;
  177. };
  178. int abx500_set_register_interruptible(struct device *dev, u8 bank, u8 reg,
  179. u8 value);
  180. int abx500_get_register_interruptible(struct device *dev, u8 bank, u8 reg,
  181. u8 *value);
  182. int abx500_get_register_page_interruptible(struct device *dev, u8 bank,
  183. u8 first_reg, u8 *regvals, u8 numregs);
  184. int abx500_set_register_page_interruptible(struct device *dev, u8 bank,
  185. u8 first_reg, u8 *regvals, u8 numregs);
  186. /**
  187. * abx500_mask_and_set_register_inerruptible() - Modifies selected bits of a
  188. * target register
  189. *
  190. * @dev: The AB sub device.
  191. * @bank: The i2c bank number.
  192. * @bitmask: The bit mask to use.
  193. * @bitvalues: The new bit values.
  194. *
  195. * Updates the value of an AB register:
  196. * value -> ((value & ~bitmask) | (bitvalues & bitmask))
  197. */
  198. int abx500_mask_and_set_register_interruptible(struct device *dev, u8 bank,
  199. u8 reg, u8 bitmask, u8 bitvalues);
  200. int abx500_get_chip_id(struct device *dev);
  201. int abx500_event_registers_startup_state_get(struct device *dev, u8 *event);
  202. int abx500_startup_irq_enabled(struct device *dev, unsigned int irq);
  203. struct abx500_ops {
  204. int (*get_chip_id) (struct device *);
  205. int (*get_register) (struct device *, u8, u8, u8 *);
  206. int (*set_register) (struct device *, u8, u8, u8);
  207. int (*get_register_page) (struct device *, u8, u8, u8 *, u8);
  208. int (*set_register_page) (struct device *, u8, u8, u8 *, u8);
  209. int (*mask_and_set_register) (struct device *, u8, u8, u8, u8);
  210. int (*event_registers_startup_state_get) (struct device *, u8 *);
  211. int (*startup_irq_enabled) (struct device *, unsigned int);
  212. };
  213. int abx500_register_ops(struct device *core_dev, struct abx500_ops *ops);
  214. #endif