omap5-uevm.dts 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. /*
  2. * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /dts-v1/;
  9. #include "omap5.dtsi"
  10. / {
  11. model = "TI OMAP5 uEVM board";
  12. compatible = "ti,omap5-uevm", "ti,omap5";
  13. memory {
  14. device_type = "memory";
  15. reg = <0x80000000 0x7F000000>; /* 2032 MB */
  16. };
  17. vmmcsd_fixed: fixedregulator-mmcsd {
  18. compatible = "regulator-fixed";
  19. regulator-name = "vmmcsd_fixed";
  20. regulator-min-microvolt = <3000000>;
  21. regulator-max-microvolt = <3000000>;
  22. };
  23. };
  24. &omap5_pmx_core {
  25. pinctrl-names = "default";
  26. pinctrl-0 = <
  27. &twl6040_pins
  28. &mcpdm_pins
  29. &dmic_pins
  30. &mcbsp1_pins
  31. &mcbsp2_pins
  32. >;
  33. twl6040_pins: pinmux_twl6040_pins {
  34. pinctrl-single,pins = <
  35. 0x18a (PIN_OUTPUT | MUX_MODE6) /* perslimbus2_clock.gpio5_145 */
  36. >;
  37. };
  38. mcpdm_pins: pinmux_mcpdm_pins {
  39. pinctrl-single,pins = <
  40. 0x142 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abe_clks.abe_clks */
  41. 0x15c (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_ul_data.abemcpdm_ul_data */
  42. 0x15e (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_dl_data.abemcpdm_dl_data */
  43. 0x160 (PIN_INPUT_PULLUP | MUX_MODE0) /* abemcpdm_frame.abemcpdm_frame */
  44. 0x162 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcpdm_lb_clk.abemcpdm_lb_clk */
  45. >;
  46. };
  47. dmic_pins: pinmux_dmic_pins {
  48. pinctrl-single,pins = <
  49. 0x144 (PIN_INPUT | MUX_MODE0) /* abedmic_din1.abedmic_din1 */
  50. 0x146 (PIN_INPUT | MUX_MODE0) /* abedmic_din2.abedmic_din2 */
  51. 0x148 (PIN_INPUT | MUX_MODE0) /* abedmic_din3.abedmic_din3 */
  52. 0x14a (PIN_OUTPUT | MUX_MODE0) /* abedmic_clk1.abedmic_clk1 */
  53. >;
  54. };
  55. mcbsp1_pins: pinmux_mcbsp1_pins {
  56. pinctrl-single,pins = <
  57. 0x14c (PIN_INPUT | MUX_MODE1) /* abedmic_clk2.abemcbsp1_fsx */
  58. 0x14e (PIN_OUTPUT_PULLDOWN | MUX_MODE1) /* abedmic_clk3.abemcbsp1_dx */
  59. 0x150 (PIN_INPUT | MUX_MODE1) /* abeslimbus1_clock.abemcbsp1_clkx */
  60. 0x152 (PIN_INPUT_PULLDOWN | MUX_MODE1) /* abeslimbus1_data.abemcbsp1_dr */
  61. >;
  62. };
  63. mcbsp2_pins: pinmux_mcbsp2_pins {
  64. pinctrl-single,pins = <
  65. 0x154 (PIN_INPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dr.abemcbsp2_dr */
  66. 0x156 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* abemcbsp2_dx.abemcbsp2_dx */
  67. 0x158 (PIN_INPUT | MUX_MODE0) /* abemcbsp2_fsx.abemcbsp2_fsx */
  68. 0x15a (PIN_INPUT | MUX_MODE0) /* abemcbsp2_clkx.abemcbsp2_clkx */
  69. >;
  70. };
  71. i2c1_pins: pinmux_i2c1_pins {
  72. pinctrl-single,pins = <
  73. 0x1b2 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_scl */
  74. 0x1b4 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_sda */
  75. >;
  76. };
  77. i2c5_pins: pinmux_i2c5_pins {
  78. pinctrl-single,pins = <
  79. 0x184 (PIN_INPUT | MUX_MODE0) /* i2c5_scl */
  80. 0x186 (PIN_INPUT | MUX_MODE0) /* i2c5_sda */
  81. >;
  82. };
  83. mcspi2_pins: pinmux_mcspi2_pins {
  84. pinctrl-single,pins = <
  85. 0xbc (PIN_INPUT | MUX_MODE0) /* mcspi2_clk */
  86. 0xbe (PIN_INPUT | MUX_MODE0) /* mcspi2_simo */
  87. 0xc0 (PIN_INPUT_PULLUP | MUX_MODE0) /* mcspi2_somi */
  88. 0xc2 (PIN_OUTPUT | MUX_MODE0) /* mcspi2_cs */
  89. >;
  90. };
  91. mcspi3_pins: pinmux_mcspi3_pins {
  92. pinctrl-single,pins = <
  93. 0x78 (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */
  94. 0x7a (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */
  95. 0x7c (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */
  96. 0x7e (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */
  97. >;
  98. };
  99. mcspi4_pins: pinmux_mcspi4_pins {
  100. pinctrl-single,pins = <
  101. 0x164 (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */
  102. 0x168 (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */
  103. 0x16a (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */
  104. 0x16c (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */
  105. >;
  106. };
  107. };
  108. &mmc1 {
  109. vmmc-supply = <&vmmcsd_fixed>;
  110. bus-width = <4>;
  111. };
  112. &mmc2 {
  113. vmmc-supply = <&vmmcsd_fixed>;
  114. bus-width = <8>;
  115. ti,non-removable;
  116. };
  117. &mmc3 {
  118. bus-width = <4>;
  119. ti,non-removable;
  120. };
  121. &mmc4 {
  122. status = "disabled";
  123. };
  124. &mmc5 {
  125. status = "disabled";
  126. };
  127. &i2c1 {
  128. pinctrl-names = "default";
  129. pinctrl-0 = <&i2c1_pins>;
  130. clock-frequency = <400000>;
  131. };
  132. &i2c5 {
  133. pinctrl-names = "default";
  134. pinctrl-0 = <&i2c5_pins>;
  135. clock-frequency = <400000>;
  136. };
  137. &mcbsp3 {
  138. status = "disabled";
  139. };
  140. &mcspi1 {
  141. };
  142. &mcspi2 {
  143. pinctrl-names = "default";
  144. pinctrl-0 = <&mcspi2_pins>;
  145. };
  146. &mcspi3 {
  147. pinctrl-names = "default";
  148. pinctrl-0 = <&mcspi3_pins>;
  149. };
  150. &mcspi4 {
  151. pinctrl-names = "default";
  152. pinctrl-0 = <&mcspi4_pins>;
  153. };