io.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457
  1. #ifndef _ASM_POWERPC_IO_H
  2. #define _ASM_POWERPC_IO_H
  3. #ifdef __KERNEL__
  4. /*
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License
  7. * as published by the Free Software Foundation; either version
  8. * 2 of the License, or (at your option) any later version.
  9. */
  10. /* Check of existence of legacy devices */
  11. extern int check_legacy_ioport(unsigned long base_port);
  12. #ifndef CONFIG_PPC64
  13. #include <asm-ppc/io.h>
  14. #else
  15. #include <linux/compiler.h>
  16. #include <asm/page.h>
  17. #include <asm/byteorder.h>
  18. #include <asm/paca.h>
  19. #ifdef CONFIG_PPC_ISERIES
  20. #include <asm/iseries/iseries_io.h>
  21. #endif
  22. #include <asm/synch.h>
  23. #include <asm/delay.h>
  24. #include <asm-generic/iomap.h>
  25. #define __ide_mm_insw(p, a, c) _insw_ns((volatile u16 __iomem *)(p), (a), (c))
  26. #define __ide_mm_insl(p, a, c) _insl_ns((volatile u32 __iomem *)(p), (a), (c))
  27. #define __ide_mm_outsw(p, a, c) _outsw_ns((volatile u16 __iomem *)(p), (a), (c))
  28. #define __ide_mm_outsl(p, a, c) _outsl_ns((volatile u32 __iomem *)(p), (a), (c))
  29. #define SIO_CONFIG_RA 0x398
  30. #define SIO_CONFIG_RD 0x399
  31. #define SLOW_DOWN_IO
  32. extern unsigned long isa_io_base;
  33. extern unsigned long pci_io_base;
  34. #ifdef CONFIG_PPC_ISERIES
  35. /* __raw_* accessors aren't supported on iSeries */
  36. #define __raw_readb(addr) { BUG(); 0; }
  37. #define __raw_readw(addr) { BUG(); 0; }
  38. #define __raw_readl(addr) { BUG(); 0; }
  39. #define __raw_readq(addr) { BUG(); 0; }
  40. #define __raw_writeb(v, addr) { BUG(); 0; }
  41. #define __raw_writew(v, addr) { BUG(); 0; }
  42. #define __raw_writel(v, addr) { BUG(); 0; }
  43. #define __raw_writeq(v, addr) { BUG(); 0; }
  44. #define readb(addr) iSeries_Read_Byte(addr)
  45. #define readw(addr) iSeries_Read_Word(addr)
  46. #define readl(addr) iSeries_Read_Long(addr)
  47. #define writeb(data, addr) iSeries_Write_Byte((data),(addr))
  48. #define writew(data, addr) iSeries_Write_Word((data),(addr))
  49. #define writel(data, addr) iSeries_Write_Long((data),(addr))
  50. #define memset_io(a,b,c) iSeries_memset_io((a),(b),(c))
  51. #define memcpy_fromio(a,b,c) iSeries_memcpy_fromio((a), (b), (c))
  52. #define memcpy_toio(a,b,c) iSeries_memcpy_toio((a), (b), (c))
  53. #define inb(addr) readb(((void __iomem *)(long)(addr)))
  54. #define inw(addr) readw(((void __iomem *)(long)(addr)))
  55. #define inl(addr) readl(((void __iomem *)(long)(addr)))
  56. #define outb(data,addr) writeb(data,((void __iomem *)(long)(addr)))
  57. #define outw(data,addr) writew(data,((void __iomem *)(long)(addr)))
  58. #define outl(data,addr) writel(data,((void __iomem *)(long)(addr)))
  59. /*
  60. * The *_ns versions below don't do byte-swapping.
  61. * Neither do the standard versions now, these are just here
  62. * for older code.
  63. */
  64. #define insb(port, buf, ns) _insb((u8 __iomem *)((port)+pci_io_base), (buf), (ns))
  65. #define insw(port, buf, ns) _insw_ns((u8 __iomem *)((port)+pci_io_base), (buf), (ns))
  66. #define insl(port, buf, nl) _insl_ns((u8 __iomem *)((port)+pci_io_base), (buf), (nl))
  67. #else
  68. static inline unsigned char __raw_readb(const volatile void __iomem *addr)
  69. {
  70. return *(volatile unsigned char __force *)addr;
  71. }
  72. static inline unsigned short __raw_readw(const volatile void __iomem *addr)
  73. {
  74. return *(volatile unsigned short __force *)addr;
  75. }
  76. static inline unsigned int __raw_readl(const volatile void __iomem *addr)
  77. {
  78. return *(volatile unsigned int __force *)addr;
  79. }
  80. static inline unsigned long __raw_readq(const volatile void __iomem *addr)
  81. {
  82. return *(volatile unsigned long __force *)addr;
  83. }
  84. static inline void __raw_writeb(unsigned char v, volatile void __iomem *addr)
  85. {
  86. *(volatile unsigned char __force *)addr = v;
  87. }
  88. static inline void __raw_writew(unsigned short v, volatile void __iomem *addr)
  89. {
  90. *(volatile unsigned short __force *)addr = v;
  91. }
  92. static inline void __raw_writel(unsigned int v, volatile void __iomem *addr)
  93. {
  94. *(volatile unsigned int __force *)addr = v;
  95. }
  96. static inline void __raw_writeq(unsigned long v, volatile void __iomem *addr)
  97. {
  98. *(volatile unsigned long __force *)addr = v;
  99. }
  100. #define readb(addr) eeh_readb(addr)
  101. #define readw(addr) eeh_readw(addr)
  102. #define readl(addr) eeh_readl(addr)
  103. #define readq(addr) eeh_readq(addr)
  104. #define writeb(data, addr) eeh_writeb((data), (addr))
  105. #define writew(data, addr) eeh_writew((data), (addr))
  106. #define writel(data, addr) eeh_writel((data), (addr))
  107. #define writeq(data, addr) eeh_writeq((data), (addr))
  108. #define memset_io(a,b,c) eeh_memset_io((a),(b),(c))
  109. #define memcpy_fromio(a,b,c) eeh_memcpy_fromio((a),(b),(c))
  110. #define memcpy_toio(a,b,c) eeh_memcpy_toio((a),(b),(c))
  111. #define inb(port) eeh_inb((unsigned long)port)
  112. #define outb(val, port) eeh_outb(val, (unsigned long)port)
  113. #define inw(port) eeh_inw((unsigned long)port)
  114. #define outw(val, port) eeh_outw(val, (unsigned long)port)
  115. #define inl(port) eeh_inl((unsigned long)port)
  116. #define outl(val, port) eeh_outl(val, (unsigned long)port)
  117. /*
  118. * The insw/outsw/insl/outsl macros don't do byte-swapping.
  119. * They are only used in practice for transferring buffers which
  120. * are arrays of bytes, and byte-swapping is not appropriate in
  121. * that case. - paulus */
  122. #define insb(port, buf, ns) eeh_insb((port), (buf), (ns))
  123. #define insw(port, buf, ns) eeh_insw_ns((port), (buf), (ns))
  124. #define insl(port, buf, nl) eeh_insl_ns((port), (buf), (nl))
  125. #endif
  126. #define outsb(port, buf, ns) _outsb((u8 __iomem *)((port)+pci_io_base), (buf), (ns))
  127. #define outsw(port, buf, ns) _outsw_ns((u16 __iomem *)((port)+pci_io_base), (buf), (ns))
  128. #define outsl(port, buf, nl) _outsl_ns((u32 __iomem *)((port)+pci_io_base), (buf), (nl))
  129. #define readb_relaxed(addr) readb(addr)
  130. #define readw_relaxed(addr) readw(addr)
  131. #define readl_relaxed(addr) readl(addr)
  132. #define readq_relaxed(addr) readq(addr)
  133. extern void _insb(volatile u8 __iomem *port, void *buf, int ns);
  134. extern void _outsb(volatile u8 __iomem *port, const void *buf, int ns);
  135. extern void _insw(volatile u16 __iomem *port, void *buf, int ns);
  136. extern void _outsw(volatile u16 __iomem *port, const void *buf, int ns);
  137. extern void _insl(volatile u32 __iomem *port, void *buf, int nl);
  138. extern void _outsl(volatile u32 __iomem *port, const void *buf, int nl);
  139. extern void _insw_ns(volatile u16 __iomem *port, void *buf, int ns);
  140. extern void _outsw_ns(volatile u16 __iomem *port, const void *buf, int ns);
  141. extern void _insl_ns(volatile u32 __iomem *port, void *buf, int nl);
  142. extern void _outsl_ns(volatile u32 __iomem *port, const void *buf, int nl);
  143. static inline void mmiowb(void)
  144. {
  145. __asm__ __volatile__ ("sync" : : : "memory");
  146. get_paca()->io_sync = 0;
  147. }
  148. /*
  149. * output pause versions need a delay at least for the
  150. * w83c105 ide controller in a p610.
  151. */
  152. #define inb_p(port) inb(port)
  153. #define outb_p(val, port) (udelay(1), outb((val), (port)))
  154. #define inw_p(port) inw(port)
  155. #define outw_p(val, port) (udelay(1), outw((val), (port)))
  156. #define inl_p(port) inl(port)
  157. #define outl_p(val, port) (udelay(1), outl((val), (port)))
  158. #define IO_SPACE_LIMIT ~(0UL)
  159. extern int __ioremap_explicit(unsigned long p_addr, unsigned long v_addr,
  160. unsigned long size, unsigned long flags);
  161. extern void __iomem *__ioremap(unsigned long address, unsigned long size,
  162. unsigned long flags);
  163. /**
  164. * ioremap - map bus memory into CPU space
  165. * @address: bus address of the memory
  166. * @size: size of the resource to map
  167. *
  168. * ioremap performs a platform specific sequence of operations to
  169. * make bus memory CPU accessible via the readb/readw/readl/writeb/
  170. * writew/writel functions and the other mmio helpers. The returned
  171. * address is not guaranteed to be usable directly as a virtual
  172. * address.
  173. */
  174. extern void __iomem *ioremap(unsigned long address, unsigned long size);
  175. #define ioremap_nocache(addr, size) ioremap((addr), (size))
  176. extern int iounmap_explicit(volatile void __iomem *addr, unsigned long size);
  177. extern void iounmap(volatile void __iomem *addr);
  178. extern void __iomem * reserve_phb_iospace(unsigned long size);
  179. /**
  180. * virt_to_phys - map virtual addresses to physical
  181. * @address: address to remap
  182. *
  183. * The returned physical address is the physical (CPU) mapping for
  184. * the memory address given. It is only valid to use this function on
  185. * addresses directly mapped or allocated via kmalloc.
  186. *
  187. * This function does not give bus mappings for DMA transfers. In
  188. * almost all conceivable cases a device driver should not be using
  189. * this function
  190. */
  191. static inline unsigned long virt_to_phys(volatile void * address)
  192. {
  193. return __pa((unsigned long)address);
  194. }
  195. /**
  196. * phys_to_virt - map physical address to virtual
  197. * @address: address to remap
  198. *
  199. * The returned virtual address is a current CPU mapping for
  200. * the memory address given. It is only valid to use this function on
  201. * addresses that have a kernel mapping
  202. *
  203. * This function does not handle bus mappings for DMA transfers. In
  204. * almost all conceivable cases a device driver should not be using
  205. * this function
  206. */
  207. static inline void * phys_to_virt(unsigned long address)
  208. {
  209. return (void *)__va(address);
  210. }
  211. /*
  212. * Change "struct page" to physical address.
  213. */
  214. #define page_to_phys(page) (page_to_pfn(page) << PAGE_SHIFT)
  215. /* We do NOT want virtual merging, it would put too much pressure on
  216. * our iommu allocator. Instead, we want drivers to be smart enough
  217. * to coalesce sglists that happen to have been mapped in a contiguous
  218. * way by the iommu
  219. */
  220. #define BIO_VMERGE_BOUNDARY 0
  221. static inline void iosync(void)
  222. {
  223. __asm__ __volatile__ ("sync" : : : "memory");
  224. }
  225. /* Enforce in-order execution of data I/O.
  226. * No distinction between read/write on PPC; use eieio for all three.
  227. */
  228. #define iobarrier_rw() eieio()
  229. #define iobarrier_r() eieio()
  230. #define iobarrier_w() eieio()
  231. /*
  232. * 8, 16 and 32 bit, big and little endian I/O operations, with barrier.
  233. * These routines do not perform EEH-related I/O address translation,
  234. * and should not be used directly by device drivers. Use inb/readb
  235. * instead.
  236. */
  237. static inline int in_8(const volatile unsigned char __iomem *addr)
  238. {
  239. int ret;
  240. __asm__ __volatile__("sync; lbz%U1%X1 %0,%1; twi 0,%0,0; isync"
  241. : "=r" (ret) : "m" (*addr));
  242. return ret;
  243. }
  244. static inline void out_8(volatile unsigned char __iomem *addr, int val)
  245. {
  246. __asm__ __volatile__("sync; stb%U0%X0 %1,%0"
  247. : "=m" (*addr) : "r" (val));
  248. get_paca()->io_sync = 1;
  249. }
  250. static inline int in_le16(const volatile unsigned short __iomem *addr)
  251. {
  252. int ret;
  253. __asm__ __volatile__("sync; lhbrx %0,0,%1; twi 0,%0,0; isync"
  254. : "=r" (ret) : "r" (addr), "m" (*addr));
  255. return ret;
  256. }
  257. static inline int in_be16(const volatile unsigned short __iomem *addr)
  258. {
  259. int ret;
  260. __asm__ __volatile__("sync; lhz%U1%X1 %0,%1; twi 0,%0,0; isync"
  261. : "=r" (ret) : "m" (*addr));
  262. return ret;
  263. }
  264. static inline void out_le16(volatile unsigned short __iomem *addr, int val)
  265. {
  266. __asm__ __volatile__("sync; sthbrx %1,0,%2"
  267. : "=m" (*addr) : "r" (val), "r" (addr));
  268. get_paca()->io_sync = 1;
  269. }
  270. static inline void out_be16(volatile unsigned short __iomem *addr, int val)
  271. {
  272. __asm__ __volatile__("sync; sth%U0%X0 %1,%0"
  273. : "=m" (*addr) : "r" (val));
  274. get_paca()->io_sync = 1;
  275. }
  276. static inline unsigned in_le32(const volatile unsigned __iomem *addr)
  277. {
  278. unsigned ret;
  279. __asm__ __volatile__("sync; lwbrx %0,0,%1; twi 0,%0,0; isync"
  280. : "=r" (ret) : "r" (addr), "m" (*addr));
  281. return ret;
  282. }
  283. static inline unsigned in_be32(const volatile unsigned __iomem *addr)
  284. {
  285. unsigned ret;
  286. __asm__ __volatile__("sync; lwz%U1%X1 %0,%1; twi 0,%0,0; isync"
  287. : "=r" (ret) : "m" (*addr));
  288. return ret;
  289. }
  290. static inline void out_le32(volatile unsigned __iomem *addr, int val)
  291. {
  292. __asm__ __volatile__("sync; stwbrx %1,0,%2" : "=m" (*addr)
  293. : "r" (val), "r" (addr));
  294. get_paca()->io_sync = 1;
  295. }
  296. static inline void out_be32(volatile unsigned __iomem *addr, int val)
  297. {
  298. __asm__ __volatile__("sync; stw%U0%X0 %1,%0"
  299. : "=m" (*addr) : "r" (val));
  300. get_paca()->io_sync = 1;
  301. }
  302. static inline unsigned long in_le64(const volatile unsigned long __iomem *addr)
  303. {
  304. unsigned long tmp, ret;
  305. __asm__ __volatile__(
  306. "sync\n"
  307. "ld %1,0(%2)\n"
  308. "twi 0,%1,0\n"
  309. "isync\n"
  310. "rldimi %0,%1,5*8,1*8\n"
  311. "rldimi %0,%1,3*8,2*8\n"
  312. "rldimi %0,%1,1*8,3*8\n"
  313. "rldimi %0,%1,7*8,4*8\n"
  314. "rldicl %1,%1,32,0\n"
  315. "rlwimi %0,%1,8,8,31\n"
  316. "rlwimi %0,%1,24,16,23\n"
  317. : "=r" (ret) , "=r" (tmp) : "b" (addr) , "m" (*addr));
  318. return ret;
  319. }
  320. static inline unsigned long in_be64(const volatile unsigned long __iomem *addr)
  321. {
  322. unsigned long ret;
  323. __asm__ __volatile__("sync; ld%U1%X1 %0,%1; twi 0,%0,0; isync"
  324. : "=r" (ret) : "m" (*addr));
  325. return ret;
  326. }
  327. static inline void out_le64(volatile unsigned long __iomem *addr, unsigned long val)
  328. {
  329. unsigned long tmp;
  330. __asm__ __volatile__(
  331. "rldimi %0,%1,5*8,1*8\n"
  332. "rldimi %0,%1,3*8,2*8\n"
  333. "rldimi %0,%1,1*8,3*8\n"
  334. "rldimi %0,%1,7*8,4*8\n"
  335. "rldicl %1,%1,32,0\n"
  336. "rlwimi %0,%1,8,8,31\n"
  337. "rlwimi %0,%1,24,16,23\n"
  338. "sync\n"
  339. "std %0,0(%3)"
  340. : "=&r" (tmp) , "=&r" (val) : "1" (val) , "b" (addr) , "m" (*addr));
  341. get_paca()->io_sync = 1;
  342. }
  343. static inline void out_be64(volatile unsigned long __iomem *addr, unsigned long val)
  344. {
  345. __asm__ __volatile__("sync; std%U0%X0 %1,%0" : "=m" (*addr) : "r" (val));
  346. get_paca()->io_sync = 1;
  347. }
  348. #ifndef CONFIG_PPC_ISERIES
  349. #include <asm/eeh.h>
  350. #endif
  351. /**
  352. * check_signature - find BIOS signatures
  353. * @io_addr: mmio address to check
  354. * @signature: signature block
  355. * @length: length of signature
  356. *
  357. * Perform a signature comparison with the mmio address io_addr. This
  358. * address should have been obtained by ioremap.
  359. * Returns 1 on a match.
  360. */
  361. static inline int check_signature(const volatile void __iomem * io_addr,
  362. const unsigned char *signature, int length)
  363. {
  364. int retval = 0;
  365. #ifndef CONFIG_PPC_ISERIES
  366. do {
  367. if (readb(io_addr) != *signature)
  368. goto out;
  369. io_addr++;
  370. signature++;
  371. length--;
  372. } while (length);
  373. retval = 1;
  374. out:
  375. #endif
  376. return retval;
  377. }
  378. /* Nothing to do */
  379. #define dma_cache_inv(_start,_size) do { } while (0)
  380. #define dma_cache_wback(_start,_size) do { } while (0)
  381. #define dma_cache_wback_inv(_start,_size) do { } while (0)
  382. /*
  383. * Convert a physical pointer to a virtual kernel pointer for /dev/mem
  384. * access
  385. */
  386. #define xlate_dev_mem_ptr(p) __va(p)
  387. /*
  388. * Convert a virtual cached pointer to an uncached pointer
  389. */
  390. #define xlate_dev_kmem_ptr(p) p
  391. #endif /* __KERNEL__ */
  392. #endif /* CONFIG_PPC64 */
  393. #endif /* _ASM_POWERPC_IO_H */