irq.c 27 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154
  1. /*
  2. * Derived from arch/i386/kernel/irq.c
  3. * Copyright (C) 1992 Linus Torvalds
  4. * Adapted from arch/i386 by Gary Thomas
  5. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  6. * Updated and modified by Cort Dougan <cort@fsmlabs.com>
  7. * Copyright (C) 1996-2001 Cort Dougan
  8. * Adapted for Power Macintosh by Paul Mackerras
  9. * Copyright (C) 1996 Paul Mackerras (paulus@cs.anu.edu.au)
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version
  14. * 2 of the License, or (at your option) any later version.
  15. *
  16. * This file contains the code used by various IRQ handling routines:
  17. * asking for different IRQ's should be done through these routines
  18. * instead of just grabbing them. Thus setups with different IRQ numbers
  19. * shouldn't result in any weird surprises, and installing new handlers
  20. * should be easier.
  21. *
  22. * The MPC8xx has an interrupt mask in the SIU. If a bit is set, the
  23. * interrupt is _enabled_. As expected, IRQ0 is bit 0 in the 32-bit
  24. * mask register (of which only 16 are defined), hence the weird shifting
  25. * and complement of the cached_irq_mask. I want to be able to stuff
  26. * this right into the SIU SMASK register.
  27. * Many of the prep/chrp functions are conditional compiled on CONFIG_8xx
  28. * to reduce code space and undefined function references.
  29. */
  30. #undef DEBUG
  31. #include <linux/module.h>
  32. #include <linux/threads.h>
  33. #include <linux/kernel_stat.h>
  34. #include <linux/signal.h>
  35. #include <linux/sched.h>
  36. #include <linux/ptrace.h>
  37. #include <linux/ioport.h>
  38. #include <linux/interrupt.h>
  39. #include <linux/timex.h>
  40. #include <linux/init.h>
  41. #include <linux/slab.h>
  42. #include <linux/delay.h>
  43. #include <linux/irq.h>
  44. #include <linux/seq_file.h>
  45. #include <linux/cpumask.h>
  46. #include <linux/profile.h>
  47. #include <linux/bitops.h>
  48. #include <linux/list.h>
  49. #include <linux/radix-tree.h>
  50. #include <linux/mutex.h>
  51. #include <linux/bootmem.h>
  52. #include <linux/pci.h>
  53. #include <linux/debugfs.h>
  54. #include <linux/of.h>
  55. #include <linux/of_irq.h>
  56. #include <asm/uaccess.h>
  57. #include <asm/system.h>
  58. #include <asm/io.h>
  59. #include <asm/pgtable.h>
  60. #include <asm/irq.h>
  61. #include <asm/cache.h>
  62. #include <asm/prom.h>
  63. #include <asm/ptrace.h>
  64. #include <asm/machdep.h>
  65. #include <asm/udbg.h>
  66. #include <asm/dbell.h>
  67. #include <asm/smp.h>
  68. #ifdef CONFIG_PPC64
  69. #include <asm/paca.h>
  70. #include <asm/firmware.h>
  71. #include <asm/lv1call.h>
  72. #endif
  73. #define CREATE_TRACE_POINTS
  74. #include <asm/trace.h>
  75. DEFINE_PER_CPU_SHARED_ALIGNED(irq_cpustat_t, irq_stat);
  76. EXPORT_PER_CPU_SYMBOL(irq_stat);
  77. int __irq_offset_value;
  78. #ifdef CONFIG_PPC32
  79. EXPORT_SYMBOL(__irq_offset_value);
  80. atomic_t ppc_n_lost_interrupts;
  81. #ifdef CONFIG_TAU_INT
  82. extern int tau_initialized;
  83. extern int tau_interrupts(int);
  84. #endif
  85. #endif /* CONFIG_PPC32 */
  86. #ifdef CONFIG_PPC64
  87. #ifndef CONFIG_SPARSE_IRQ
  88. EXPORT_SYMBOL(irq_desc);
  89. #endif
  90. int distribute_irqs = 1;
  91. static inline notrace unsigned long get_hard_enabled(void)
  92. {
  93. unsigned long enabled;
  94. __asm__ __volatile__("lbz %0,%1(13)"
  95. : "=r" (enabled) : "i" (offsetof(struct paca_struct, hard_enabled)));
  96. return enabled;
  97. }
  98. static inline notrace void set_soft_enabled(unsigned long enable)
  99. {
  100. __asm__ __volatile__("stb %0,%1(13)"
  101. : : "r" (enable), "i" (offsetof(struct paca_struct, soft_enabled)));
  102. }
  103. notrace void arch_local_irq_restore(unsigned long en)
  104. {
  105. /*
  106. * get_paca()->soft_enabled = en;
  107. * Is it ever valid to use local_irq_restore(0) when soft_enabled is 1?
  108. * That was allowed before, and in such a case we do need to take care
  109. * that gcc will set soft_enabled directly via r13, not choose to use
  110. * an intermediate register, lest we're preempted to a different cpu.
  111. */
  112. set_soft_enabled(en);
  113. if (!en)
  114. return;
  115. #ifdef CONFIG_PPC_STD_MMU_64
  116. if (firmware_has_feature(FW_FEATURE_ISERIES)) {
  117. /*
  118. * Do we need to disable preemption here? Not really: in the
  119. * unlikely event that we're preempted to a different cpu in
  120. * between getting r13, loading its lppaca_ptr, and loading
  121. * its any_int, we might call iseries_handle_interrupts without
  122. * an interrupt pending on the new cpu, but that's no disaster,
  123. * is it? And the business of preempting us off the old cpu
  124. * would itself involve a local_irq_restore which handles the
  125. * interrupt to that cpu.
  126. *
  127. * But use "local_paca->lppaca_ptr" instead of "get_lppaca()"
  128. * to avoid any preemption checking added into get_paca().
  129. */
  130. if (local_paca->lppaca_ptr->int_dword.any_int)
  131. iseries_handle_interrupts();
  132. }
  133. #endif /* CONFIG_PPC_STD_MMU_64 */
  134. /*
  135. * if (get_paca()->hard_enabled) return;
  136. * But again we need to take care that gcc gets hard_enabled directly
  137. * via r13, not choose to use an intermediate register, lest we're
  138. * preempted to a different cpu in between the two instructions.
  139. */
  140. if (get_hard_enabled())
  141. return;
  142. #if defined(CONFIG_BOOKE) && defined(CONFIG_SMP)
  143. /* Check for pending doorbell interrupts and resend to ourself */
  144. doorbell_check_self();
  145. #endif
  146. /*
  147. * Need to hard-enable interrupts here. Since currently disabled,
  148. * no need to take further asm precautions against preemption; but
  149. * use local_paca instead of get_paca() to avoid preemption checking.
  150. */
  151. local_paca->hard_enabled = en;
  152. #ifndef CONFIG_BOOKE
  153. /* On server, re-trigger the decrementer if it went negative since
  154. * some processors only trigger on edge transitions of the sign bit.
  155. *
  156. * BookE has a level sensitive decrementer (latches in TSR) so we
  157. * don't need that
  158. */
  159. if ((int)mfspr(SPRN_DEC) < 0)
  160. mtspr(SPRN_DEC, 1);
  161. #endif /* CONFIG_BOOKE */
  162. /*
  163. * Force the delivery of pending soft-disabled interrupts on PS3.
  164. * Any HV call will have this side effect.
  165. */
  166. if (firmware_has_feature(FW_FEATURE_PS3_LV1)) {
  167. u64 tmp;
  168. lv1_get_version_info(&tmp);
  169. }
  170. __hard_irq_enable();
  171. }
  172. EXPORT_SYMBOL(arch_local_irq_restore);
  173. #endif /* CONFIG_PPC64 */
  174. int arch_show_interrupts(struct seq_file *p, int prec)
  175. {
  176. int j;
  177. #if defined(CONFIG_PPC32) && defined(CONFIG_TAU_INT)
  178. if (tau_initialized) {
  179. seq_printf(p, "%*s: ", prec, "TAU");
  180. for_each_online_cpu(j)
  181. seq_printf(p, "%10u ", tau_interrupts(j));
  182. seq_puts(p, " PowerPC Thermal Assist (cpu temp)\n");
  183. }
  184. #endif /* CONFIG_PPC32 && CONFIG_TAU_INT */
  185. seq_printf(p, "%*s: ", prec, "LOC");
  186. for_each_online_cpu(j)
  187. seq_printf(p, "%10u ", per_cpu(irq_stat, j).timer_irqs);
  188. seq_printf(p, " Local timer interrupts\n");
  189. seq_printf(p, "%*s: ", prec, "SPU");
  190. for_each_online_cpu(j)
  191. seq_printf(p, "%10u ", per_cpu(irq_stat, j).spurious_irqs);
  192. seq_printf(p, " Spurious interrupts\n");
  193. seq_printf(p, "%*s: ", prec, "CNT");
  194. for_each_online_cpu(j)
  195. seq_printf(p, "%10u ", per_cpu(irq_stat, j).pmu_irqs);
  196. seq_printf(p, " Performance monitoring interrupts\n");
  197. seq_printf(p, "%*s: ", prec, "MCE");
  198. for_each_online_cpu(j)
  199. seq_printf(p, "%10u ", per_cpu(irq_stat, j).mce_exceptions);
  200. seq_printf(p, " Machine check exceptions\n");
  201. return 0;
  202. }
  203. /*
  204. * /proc/stat helpers
  205. */
  206. u64 arch_irq_stat_cpu(unsigned int cpu)
  207. {
  208. u64 sum = per_cpu(irq_stat, cpu).timer_irqs;
  209. sum += per_cpu(irq_stat, cpu).pmu_irqs;
  210. sum += per_cpu(irq_stat, cpu).mce_exceptions;
  211. sum += per_cpu(irq_stat, cpu).spurious_irqs;
  212. return sum;
  213. }
  214. #ifdef CONFIG_HOTPLUG_CPU
  215. void migrate_irqs(void)
  216. {
  217. struct irq_desc *desc;
  218. unsigned int irq;
  219. static int warned;
  220. cpumask_var_t mask;
  221. const struct cpumask *map = cpu_online_mask;
  222. alloc_cpumask_var(&mask, GFP_KERNEL);
  223. for_each_irq(irq) {
  224. struct irq_data *data;
  225. struct irq_chip *chip;
  226. desc = irq_to_desc(irq);
  227. if (!desc)
  228. continue;
  229. data = irq_desc_get_irq_data(desc);
  230. if (irqd_is_per_cpu(data))
  231. continue;
  232. chip = irq_data_get_irq_chip(data);
  233. cpumask_and(mask, data->affinity, map);
  234. if (cpumask_any(mask) >= nr_cpu_ids) {
  235. printk("Breaking affinity for irq %i\n", irq);
  236. cpumask_copy(mask, map);
  237. }
  238. if (chip->irq_set_affinity)
  239. chip->irq_set_affinity(data, mask, true);
  240. else if (desc->action && !(warned++))
  241. printk("Cannot set affinity for irq %i\n", irq);
  242. }
  243. free_cpumask_var(mask);
  244. local_irq_enable();
  245. mdelay(1);
  246. local_irq_disable();
  247. }
  248. #endif
  249. static inline void handle_one_irq(unsigned int irq)
  250. {
  251. struct thread_info *curtp, *irqtp;
  252. unsigned long saved_sp_limit;
  253. struct irq_desc *desc;
  254. /* Switch to the irq stack to handle this */
  255. curtp = current_thread_info();
  256. irqtp = hardirq_ctx[smp_processor_id()];
  257. if (curtp == irqtp) {
  258. /* We're already on the irq stack, just handle it */
  259. generic_handle_irq(irq);
  260. return;
  261. }
  262. desc = irq_to_desc(irq);
  263. saved_sp_limit = current->thread.ksp_limit;
  264. irqtp->task = curtp->task;
  265. irqtp->flags = 0;
  266. /* Copy the softirq bits in preempt_count so that the
  267. * softirq checks work in the hardirq context. */
  268. irqtp->preempt_count = (irqtp->preempt_count & ~SOFTIRQ_MASK) |
  269. (curtp->preempt_count & SOFTIRQ_MASK);
  270. current->thread.ksp_limit = (unsigned long)irqtp +
  271. _ALIGN_UP(sizeof(struct thread_info), 16);
  272. call_handle_irq(irq, desc, irqtp, desc->handle_irq);
  273. current->thread.ksp_limit = saved_sp_limit;
  274. irqtp->task = NULL;
  275. /* Set any flag that may have been set on the
  276. * alternate stack
  277. */
  278. if (irqtp->flags)
  279. set_bits(irqtp->flags, &curtp->flags);
  280. }
  281. static inline void check_stack_overflow(void)
  282. {
  283. #ifdef CONFIG_DEBUG_STACKOVERFLOW
  284. long sp;
  285. sp = __get_SP() & (THREAD_SIZE-1);
  286. /* check for stack overflow: is there less than 2KB free? */
  287. if (unlikely(sp < (sizeof(struct thread_info) + 2048))) {
  288. printk("do_IRQ: stack overflow: %ld\n",
  289. sp - sizeof(struct thread_info));
  290. dump_stack();
  291. }
  292. #endif
  293. }
  294. void do_IRQ(struct pt_regs *regs)
  295. {
  296. struct pt_regs *old_regs = set_irq_regs(regs);
  297. unsigned int irq;
  298. trace_irq_entry(regs);
  299. irq_enter();
  300. check_stack_overflow();
  301. irq = ppc_md.get_irq();
  302. if (irq != NO_IRQ && irq != NO_IRQ_IGNORE)
  303. handle_one_irq(irq);
  304. else if (irq != NO_IRQ_IGNORE)
  305. __get_cpu_var(irq_stat).spurious_irqs++;
  306. irq_exit();
  307. set_irq_regs(old_regs);
  308. #ifdef CONFIG_PPC_ISERIES
  309. if (firmware_has_feature(FW_FEATURE_ISERIES) &&
  310. get_lppaca()->int_dword.fields.decr_int) {
  311. get_lppaca()->int_dword.fields.decr_int = 0;
  312. /* Signal a fake decrementer interrupt */
  313. timer_interrupt(regs);
  314. }
  315. #endif
  316. trace_irq_exit(regs);
  317. }
  318. void __init init_IRQ(void)
  319. {
  320. if (ppc_md.init_IRQ)
  321. ppc_md.init_IRQ();
  322. exc_lvl_ctx_init();
  323. irq_ctx_init();
  324. }
  325. #if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
  326. struct thread_info *critirq_ctx[NR_CPUS] __read_mostly;
  327. struct thread_info *dbgirq_ctx[NR_CPUS] __read_mostly;
  328. struct thread_info *mcheckirq_ctx[NR_CPUS] __read_mostly;
  329. void exc_lvl_ctx_init(void)
  330. {
  331. struct thread_info *tp;
  332. int i, hw_cpu;
  333. for_each_possible_cpu(i) {
  334. hw_cpu = get_hard_smp_processor_id(i);
  335. memset((void *)critirq_ctx[hw_cpu], 0, THREAD_SIZE);
  336. tp = critirq_ctx[hw_cpu];
  337. tp->cpu = i;
  338. tp->preempt_count = 0;
  339. #ifdef CONFIG_BOOKE
  340. memset((void *)dbgirq_ctx[hw_cpu], 0, THREAD_SIZE);
  341. tp = dbgirq_ctx[hw_cpu];
  342. tp->cpu = i;
  343. tp->preempt_count = 0;
  344. memset((void *)mcheckirq_ctx[hw_cpu], 0, THREAD_SIZE);
  345. tp = mcheckirq_ctx[hw_cpu];
  346. tp->cpu = i;
  347. tp->preempt_count = HARDIRQ_OFFSET;
  348. #endif
  349. }
  350. }
  351. #endif
  352. struct thread_info *softirq_ctx[NR_CPUS] __read_mostly;
  353. struct thread_info *hardirq_ctx[NR_CPUS] __read_mostly;
  354. void irq_ctx_init(void)
  355. {
  356. struct thread_info *tp;
  357. int i;
  358. for_each_possible_cpu(i) {
  359. memset((void *)softirq_ctx[i], 0, THREAD_SIZE);
  360. tp = softirq_ctx[i];
  361. tp->cpu = i;
  362. tp->preempt_count = 0;
  363. memset((void *)hardirq_ctx[i], 0, THREAD_SIZE);
  364. tp = hardirq_ctx[i];
  365. tp->cpu = i;
  366. tp->preempt_count = HARDIRQ_OFFSET;
  367. }
  368. }
  369. static inline void do_softirq_onstack(void)
  370. {
  371. struct thread_info *curtp, *irqtp;
  372. unsigned long saved_sp_limit = current->thread.ksp_limit;
  373. curtp = current_thread_info();
  374. irqtp = softirq_ctx[smp_processor_id()];
  375. irqtp->task = curtp->task;
  376. current->thread.ksp_limit = (unsigned long)irqtp +
  377. _ALIGN_UP(sizeof(struct thread_info), 16);
  378. call_do_softirq(irqtp);
  379. current->thread.ksp_limit = saved_sp_limit;
  380. irqtp->task = NULL;
  381. }
  382. void do_softirq(void)
  383. {
  384. unsigned long flags;
  385. if (in_interrupt())
  386. return;
  387. local_irq_save(flags);
  388. if (local_softirq_pending())
  389. do_softirq_onstack();
  390. local_irq_restore(flags);
  391. }
  392. /*
  393. * IRQ controller and virtual interrupts
  394. */
  395. static LIST_HEAD(irq_hosts);
  396. static DEFINE_RAW_SPINLOCK(irq_big_lock);
  397. static unsigned int revmap_trees_allocated;
  398. static DEFINE_MUTEX(revmap_trees_mutex);
  399. struct irq_map_entry irq_map[NR_IRQS];
  400. static unsigned int irq_virq_count = NR_IRQS;
  401. static struct irq_host *irq_default_host;
  402. irq_hw_number_t virq_to_hw(unsigned int virq)
  403. {
  404. return irq_map[virq].hwirq;
  405. }
  406. EXPORT_SYMBOL_GPL(virq_to_hw);
  407. static int default_irq_host_match(struct irq_host *h, struct device_node *np)
  408. {
  409. return h->of_node != NULL && h->of_node == np;
  410. }
  411. struct irq_host *irq_alloc_host(struct device_node *of_node,
  412. unsigned int revmap_type,
  413. unsigned int revmap_arg,
  414. struct irq_host_ops *ops,
  415. irq_hw_number_t inval_irq)
  416. {
  417. struct irq_host *host;
  418. unsigned int size = sizeof(struct irq_host);
  419. unsigned int i;
  420. unsigned int *rmap;
  421. unsigned long flags;
  422. /* Allocate structure and revmap table if using linear mapping */
  423. if (revmap_type == IRQ_HOST_MAP_LINEAR)
  424. size += revmap_arg * sizeof(unsigned int);
  425. host = zalloc_maybe_bootmem(size, GFP_KERNEL);
  426. if (host == NULL)
  427. return NULL;
  428. /* Fill structure */
  429. host->revmap_type = revmap_type;
  430. host->inval_irq = inval_irq;
  431. host->ops = ops;
  432. host->of_node = of_node_get(of_node);
  433. if (host->ops->match == NULL)
  434. host->ops->match = default_irq_host_match;
  435. raw_spin_lock_irqsave(&irq_big_lock, flags);
  436. /* If it's a legacy controller, check for duplicates and
  437. * mark it as allocated (we use irq 0 host pointer for that
  438. */
  439. if (revmap_type == IRQ_HOST_MAP_LEGACY) {
  440. if (irq_map[0].host != NULL) {
  441. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  442. /* If we are early boot, we can't free the structure,
  443. * too bad...
  444. * this will be fixed once slab is made available early
  445. * instead of the current cruft
  446. */
  447. if (mem_init_done) {
  448. of_node_put(host->of_node);
  449. kfree(host);
  450. }
  451. return NULL;
  452. }
  453. irq_map[0].host = host;
  454. }
  455. list_add(&host->link, &irq_hosts);
  456. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  457. /* Additional setups per revmap type */
  458. switch(revmap_type) {
  459. case IRQ_HOST_MAP_LEGACY:
  460. /* 0 is always the invalid number for legacy */
  461. host->inval_irq = 0;
  462. /* setup us as the host for all legacy interrupts */
  463. for (i = 1; i < NUM_ISA_INTERRUPTS; i++) {
  464. irq_map[i].hwirq = i;
  465. smp_wmb();
  466. irq_map[i].host = host;
  467. smp_wmb();
  468. /* Clear norequest flags */
  469. irq_clear_status_flags(i, IRQ_NOREQUEST);
  470. /* Legacy flags are left to default at this point,
  471. * one can then use irq_create_mapping() to
  472. * explicitly change them
  473. */
  474. ops->map(host, i, i);
  475. }
  476. break;
  477. case IRQ_HOST_MAP_LINEAR:
  478. rmap = (unsigned int *)(host + 1);
  479. for (i = 0; i < revmap_arg; i++)
  480. rmap[i] = NO_IRQ;
  481. host->revmap_data.linear.size = revmap_arg;
  482. smp_wmb();
  483. host->revmap_data.linear.revmap = rmap;
  484. break;
  485. default:
  486. break;
  487. }
  488. pr_debug("irq: Allocated host of type %d @0x%p\n", revmap_type, host);
  489. return host;
  490. }
  491. struct irq_host *irq_find_host(struct device_node *node)
  492. {
  493. struct irq_host *h, *found = NULL;
  494. unsigned long flags;
  495. /* We might want to match the legacy controller last since
  496. * it might potentially be set to match all interrupts in
  497. * the absence of a device node. This isn't a problem so far
  498. * yet though...
  499. */
  500. raw_spin_lock_irqsave(&irq_big_lock, flags);
  501. list_for_each_entry(h, &irq_hosts, link)
  502. if (h->ops->match(h, node)) {
  503. found = h;
  504. break;
  505. }
  506. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  507. return found;
  508. }
  509. EXPORT_SYMBOL_GPL(irq_find_host);
  510. void irq_set_default_host(struct irq_host *host)
  511. {
  512. pr_debug("irq: Default host set to @0x%p\n", host);
  513. irq_default_host = host;
  514. }
  515. void irq_set_virq_count(unsigned int count)
  516. {
  517. pr_debug("irq: Trying to set virq count to %d\n", count);
  518. BUG_ON(count < NUM_ISA_INTERRUPTS);
  519. if (count < NR_IRQS)
  520. irq_virq_count = count;
  521. }
  522. static int irq_setup_virq(struct irq_host *host, unsigned int virq,
  523. irq_hw_number_t hwirq)
  524. {
  525. int res;
  526. res = irq_alloc_desc_at(virq, 0);
  527. if (res != virq) {
  528. pr_debug("irq: -> allocating desc failed\n");
  529. goto error;
  530. }
  531. irq_clear_status_flags(virq, IRQ_NOREQUEST);
  532. /* map it */
  533. smp_wmb();
  534. irq_map[virq].hwirq = hwirq;
  535. smp_mb();
  536. if (host->ops->map(host, virq, hwirq)) {
  537. pr_debug("irq: -> mapping failed, freeing\n");
  538. goto errdesc;
  539. }
  540. return 0;
  541. errdesc:
  542. irq_free_descs(virq, 1);
  543. error:
  544. irq_free_virt(virq, 1);
  545. return -1;
  546. }
  547. unsigned int irq_create_direct_mapping(struct irq_host *host)
  548. {
  549. unsigned int virq;
  550. if (host == NULL)
  551. host = irq_default_host;
  552. BUG_ON(host == NULL);
  553. WARN_ON(host->revmap_type != IRQ_HOST_MAP_NOMAP);
  554. virq = irq_alloc_virt(host, 1, 0);
  555. if (virq == NO_IRQ) {
  556. pr_debug("irq: create_direct virq allocation failed\n");
  557. return NO_IRQ;
  558. }
  559. pr_debug("irq: create_direct obtained virq %d\n", virq);
  560. if (irq_setup_virq(host, virq, virq))
  561. return NO_IRQ;
  562. return virq;
  563. }
  564. unsigned int irq_create_mapping(struct irq_host *host,
  565. irq_hw_number_t hwirq)
  566. {
  567. unsigned int virq, hint;
  568. pr_debug("irq: irq_create_mapping(0x%p, 0x%lx)\n", host, hwirq);
  569. /* Look for default host if nececssary */
  570. if (host == NULL)
  571. host = irq_default_host;
  572. if (host == NULL) {
  573. printk(KERN_WARNING "irq_create_mapping called for"
  574. " NULL host, hwirq=%lx\n", hwirq);
  575. WARN_ON(1);
  576. return NO_IRQ;
  577. }
  578. pr_debug("irq: -> using host @%p\n", host);
  579. /* Check if mapping already exist, if it does, call
  580. * host->ops->map() to update the flags
  581. */
  582. virq = irq_find_mapping(host, hwirq);
  583. if (virq != NO_IRQ) {
  584. if (host->ops->remap)
  585. host->ops->remap(host, virq, hwirq);
  586. pr_debug("irq: -> existing mapping on virq %d\n", virq);
  587. return virq;
  588. }
  589. /* Get a virtual interrupt number */
  590. if (host->revmap_type == IRQ_HOST_MAP_LEGACY) {
  591. /* Handle legacy */
  592. virq = (unsigned int)hwirq;
  593. if (virq == 0 || virq >= NUM_ISA_INTERRUPTS)
  594. return NO_IRQ;
  595. return virq;
  596. } else {
  597. /* Allocate a virtual interrupt number */
  598. hint = hwirq % irq_virq_count;
  599. virq = irq_alloc_virt(host, 1, hint);
  600. if (virq == NO_IRQ) {
  601. pr_debug("irq: -> virq allocation failed\n");
  602. return NO_IRQ;
  603. }
  604. }
  605. if (irq_setup_virq(host, virq, hwirq))
  606. return NO_IRQ;
  607. printk(KERN_DEBUG "irq: irq %lu on host %s mapped to virtual irq %u\n",
  608. hwirq, host->of_node ? host->of_node->full_name : "null", virq);
  609. return virq;
  610. }
  611. EXPORT_SYMBOL_GPL(irq_create_mapping);
  612. unsigned int irq_create_of_mapping(struct device_node *controller,
  613. const u32 *intspec, unsigned int intsize)
  614. {
  615. struct irq_host *host;
  616. irq_hw_number_t hwirq;
  617. unsigned int type = IRQ_TYPE_NONE;
  618. unsigned int virq;
  619. if (controller == NULL)
  620. host = irq_default_host;
  621. else
  622. host = irq_find_host(controller);
  623. if (host == NULL) {
  624. printk(KERN_WARNING "irq: no irq host found for %s !\n",
  625. controller->full_name);
  626. return NO_IRQ;
  627. }
  628. /* If host has no translation, then we assume interrupt line */
  629. if (host->ops->xlate == NULL)
  630. hwirq = intspec[0];
  631. else {
  632. if (host->ops->xlate(host, controller, intspec, intsize,
  633. &hwirq, &type))
  634. return NO_IRQ;
  635. }
  636. /* Create mapping */
  637. virq = irq_create_mapping(host, hwirq);
  638. if (virq == NO_IRQ)
  639. return virq;
  640. /* Set type if specified and different than the current one */
  641. if (type != IRQ_TYPE_NONE &&
  642. type != (irqd_get_trigger_type(irq_get_irq_data(virq))))
  643. irq_set_irq_type(virq, type);
  644. return virq;
  645. }
  646. EXPORT_SYMBOL_GPL(irq_create_of_mapping);
  647. void irq_dispose_mapping(unsigned int virq)
  648. {
  649. struct irq_host *host;
  650. irq_hw_number_t hwirq;
  651. if (virq == NO_IRQ)
  652. return;
  653. host = irq_map[virq].host;
  654. WARN_ON (host == NULL);
  655. if (host == NULL)
  656. return;
  657. /* Never unmap legacy interrupts */
  658. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  659. return;
  660. /* remove chip and handler */
  661. irq_set_chip_and_handler(virq, NULL, NULL);
  662. /* Make sure it's completed */
  663. synchronize_irq(virq);
  664. /* Tell the PIC about it */
  665. if (host->ops->unmap)
  666. host->ops->unmap(host, virq);
  667. smp_mb();
  668. /* Clear reverse map */
  669. hwirq = irq_map[virq].hwirq;
  670. switch(host->revmap_type) {
  671. case IRQ_HOST_MAP_LINEAR:
  672. if (hwirq < host->revmap_data.linear.size)
  673. host->revmap_data.linear.revmap[hwirq] = NO_IRQ;
  674. break;
  675. case IRQ_HOST_MAP_TREE:
  676. /*
  677. * Check if radix tree allocated yet, if not then nothing to
  678. * remove.
  679. */
  680. smp_rmb();
  681. if (revmap_trees_allocated < 1)
  682. break;
  683. mutex_lock(&revmap_trees_mutex);
  684. radix_tree_delete(&host->revmap_data.tree, hwirq);
  685. mutex_unlock(&revmap_trees_mutex);
  686. break;
  687. }
  688. /* Destroy map */
  689. smp_mb();
  690. irq_map[virq].hwirq = host->inval_irq;
  691. irq_set_status_flags(virq, IRQ_NOREQUEST);
  692. irq_free_descs(virq, 1);
  693. /* Free it */
  694. irq_free_virt(virq, 1);
  695. }
  696. EXPORT_SYMBOL_GPL(irq_dispose_mapping);
  697. unsigned int irq_find_mapping(struct irq_host *host,
  698. irq_hw_number_t hwirq)
  699. {
  700. unsigned int i;
  701. unsigned int hint = hwirq % irq_virq_count;
  702. /* Look for default host if nececssary */
  703. if (host == NULL)
  704. host = irq_default_host;
  705. if (host == NULL)
  706. return NO_IRQ;
  707. /* legacy -> bail early */
  708. if (host->revmap_type == IRQ_HOST_MAP_LEGACY)
  709. return hwirq;
  710. /* Slow path does a linear search of the map */
  711. if (hint < NUM_ISA_INTERRUPTS)
  712. hint = NUM_ISA_INTERRUPTS;
  713. i = hint;
  714. do {
  715. if (irq_map[i].host == host &&
  716. irq_map[i].hwirq == hwirq)
  717. return i;
  718. i++;
  719. if (i >= irq_virq_count)
  720. i = NUM_ISA_INTERRUPTS;
  721. } while(i != hint);
  722. return NO_IRQ;
  723. }
  724. EXPORT_SYMBOL_GPL(irq_find_mapping);
  725. unsigned int irq_radix_revmap_lookup(struct irq_host *host,
  726. irq_hw_number_t hwirq)
  727. {
  728. struct irq_map_entry *ptr;
  729. unsigned int virq;
  730. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  731. /*
  732. * Check if the radix tree exists and has bee initialized.
  733. * If not, we fallback to slow mode
  734. */
  735. if (revmap_trees_allocated < 2)
  736. return irq_find_mapping(host, hwirq);
  737. /* Now try to resolve */
  738. /*
  739. * No rcu_read_lock(ing) needed, the ptr returned can't go under us
  740. * as it's referencing an entry in the static irq_map table.
  741. */
  742. ptr = radix_tree_lookup(&host->revmap_data.tree, hwirq);
  743. /*
  744. * If found in radix tree, then fine.
  745. * Else fallback to linear lookup - this should not happen in practice
  746. * as it means that we failed to insert the node in the radix tree.
  747. */
  748. if (ptr)
  749. virq = ptr - irq_map;
  750. else
  751. virq = irq_find_mapping(host, hwirq);
  752. return virq;
  753. }
  754. void irq_radix_revmap_insert(struct irq_host *host, unsigned int virq,
  755. irq_hw_number_t hwirq)
  756. {
  757. WARN_ON(host->revmap_type != IRQ_HOST_MAP_TREE);
  758. /*
  759. * Check if the radix tree exists yet.
  760. * If not, then the irq will be inserted into the tree when it gets
  761. * initialized.
  762. */
  763. smp_rmb();
  764. if (revmap_trees_allocated < 1)
  765. return;
  766. if (virq != NO_IRQ) {
  767. mutex_lock(&revmap_trees_mutex);
  768. radix_tree_insert(&host->revmap_data.tree, hwirq,
  769. &irq_map[virq]);
  770. mutex_unlock(&revmap_trees_mutex);
  771. }
  772. }
  773. unsigned int irq_linear_revmap(struct irq_host *host,
  774. irq_hw_number_t hwirq)
  775. {
  776. unsigned int *revmap;
  777. WARN_ON(host->revmap_type != IRQ_HOST_MAP_LINEAR);
  778. /* Check revmap bounds */
  779. if (unlikely(hwirq >= host->revmap_data.linear.size))
  780. return irq_find_mapping(host, hwirq);
  781. /* Check if revmap was allocated */
  782. revmap = host->revmap_data.linear.revmap;
  783. if (unlikely(revmap == NULL))
  784. return irq_find_mapping(host, hwirq);
  785. /* Fill up revmap with slow path if no mapping found */
  786. if (unlikely(revmap[hwirq] == NO_IRQ))
  787. revmap[hwirq] = irq_find_mapping(host, hwirq);
  788. return revmap[hwirq];
  789. }
  790. unsigned int irq_alloc_virt(struct irq_host *host,
  791. unsigned int count,
  792. unsigned int hint)
  793. {
  794. unsigned long flags;
  795. unsigned int i, j, found = NO_IRQ;
  796. if (count == 0 || count > (irq_virq_count - NUM_ISA_INTERRUPTS))
  797. return NO_IRQ;
  798. raw_spin_lock_irqsave(&irq_big_lock, flags);
  799. /* Use hint for 1 interrupt if any */
  800. if (count == 1 && hint >= NUM_ISA_INTERRUPTS &&
  801. hint < irq_virq_count && irq_map[hint].host == NULL) {
  802. found = hint;
  803. goto hint_found;
  804. }
  805. /* Look for count consecutive numbers in the allocatable
  806. * (non-legacy) space
  807. */
  808. for (i = NUM_ISA_INTERRUPTS, j = 0; i < irq_virq_count; i++) {
  809. if (irq_map[i].host != NULL)
  810. j = 0;
  811. else
  812. j++;
  813. if (j == count) {
  814. found = i - count + 1;
  815. break;
  816. }
  817. }
  818. if (found == NO_IRQ) {
  819. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  820. return NO_IRQ;
  821. }
  822. hint_found:
  823. for (i = found; i < (found + count); i++) {
  824. irq_map[i].hwirq = host->inval_irq;
  825. smp_wmb();
  826. irq_map[i].host = host;
  827. }
  828. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  829. return found;
  830. }
  831. void irq_free_virt(unsigned int virq, unsigned int count)
  832. {
  833. unsigned long flags;
  834. unsigned int i;
  835. WARN_ON (virq < NUM_ISA_INTERRUPTS);
  836. WARN_ON (count == 0 || (virq + count) > irq_virq_count);
  837. raw_spin_lock_irqsave(&irq_big_lock, flags);
  838. for (i = virq; i < (virq + count); i++) {
  839. struct irq_host *host;
  840. if (i < NUM_ISA_INTERRUPTS ||
  841. (virq + count) > irq_virq_count)
  842. continue;
  843. host = irq_map[i].host;
  844. irq_map[i].hwirq = host->inval_irq;
  845. smp_wmb();
  846. irq_map[i].host = NULL;
  847. }
  848. raw_spin_unlock_irqrestore(&irq_big_lock, flags);
  849. }
  850. int arch_early_irq_init(void)
  851. {
  852. return 0;
  853. }
  854. /* We need to create the radix trees late */
  855. static int irq_late_init(void)
  856. {
  857. struct irq_host *h;
  858. unsigned int i;
  859. /*
  860. * No mutual exclusion with respect to accessors of the tree is needed
  861. * here as the synchronization is done via the state variable
  862. * revmap_trees_allocated.
  863. */
  864. list_for_each_entry(h, &irq_hosts, link) {
  865. if (h->revmap_type == IRQ_HOST_MAP_TREE)
  866. INIT_RADIX_TREE(&h->revmap_data.tree, GFP_KERNEL);
  867. }
  868. /*
  869. * Make sure the radix trees inits are visible before setting
  870. * the flag
  871. */
  872. smp_wmb();
  873. revmap_trees_allocated = 1;
  874. /*
  875. * Insert the reverse mapping for those interrupts already present
  876. * in irq_map[].
  877. */
  878. mutex_lock(&revmap_trees_mutex);
  879. for (i = 0; i < irq_virq_count; i++) {
  880. if (irq_map[i].host &&
  881. (irq_map[i].host->revmap_type == IRQ_HOST_MAP_TREE))
  882. radix_tree_insert(&irq_map[i].host->revmap_data.tree,
  883. irq_map[i].hwirq, &irq_map[i]);
  884. }
  885. mutex_unlock(&revmap_trees_mutex);
  886. /*
  887. * Make sure the radix trees insertions are visible before setting
  888. * the flag
  889. */
  890. smp_wmb();
  891. revmap_trees_allocated = 2;
  892. return 0;
  893. }
  894. arch_initcall(irq_late_init);
  895. #ifdef CONFIG_VIRQ_DEBUG
  896. static int virq_debug_show(struct seq_file *m, void *private)
  897. {
  898. unsigned long flags;
  899. struct irq_desc *desc;
  900. const char *p;
  901. static const char none[] = "none";
  902. int i;
  903. seq_printf(m, "%-5s %-7s %-15s %s\n", "virq", "hwirq",
  904. "chip name", "host name");
  905. for (i = 1; i < nr_irqs; i++) {
  906. desc = irq_to_desc(i);
  907. if (!desc)
  908. continue;
  909. raw_spin_lock_irqsave(&desc->lock, flags);
  910. if (desc->action && desc->action->handler) {
  911. struct irq_chip *chip;
  912. seq_printf(m, "%5d ", i);
  913. seq_printf(m, "0x%05lx ", virq_to_hw(i));
  914. chip = irq_desc_get_chip(desc);
  915. if (chip && chip->name)
  916. p = chip->name;
  917. else
  918. p = none;
  919. seq_printf(m, "%-15s ", p);
  920. if (irq_map[i].host && irq_map[i].host->of_node)
  921. p = irq_map[i].host->of_node->full_name;
  922. else
  923. p = none;
  924. seq_printf(m, "%s\n", p);
  925. }
  926. raw_spin_unlock_irqrestore(&desc->lock, flags);
  927. }
  928. return 0;
  929. }
  930. static int virq_debug_open(struct inode *inode, struct file *file)
  931. {
  932. return single_open(file, virq_debug_show, inode->i_private);
  933. }
  934. static const struct file_operations virq_debug_fops = {
  935. .open = virq_debug_open,
  936. .read = seq_read,
  937. .llseek = seq_lseek,
  938. .release = single_release,
  939. };
  940. static int __init irq_debugfs_init(void)
  941. {
  942. if (debugfs_create_file("virq_mapping", S_IRUGO, powerpc_debugfs_root,
  943. NULL, &virq_debug_fops) == NULL)
  944. return -ENOMEM;
  945. return 0;
  946. }
  947. __initcall(irq_debugfs_init);
  948. #endif /* CONFIG_VIRQ_DEBUG */
  949. #ifdef CONFIG_PPC64
  950. static int __init setup_noirqdistrib(char *str)
  951. {
  952. distribute_irqs = 0;
  953. return 1;
  954. }
  955. __setup("noirqdistrib", setup_noirqdistrib);
  956. #endif /* CONFIG_PPC64 */