spear1340.dtsi 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162
  1. /*
  2. * DTS file for all SPEAr1340 SoCs
  3. *
  4. * Copyright 2012 Viresh Kumar <viresh.linux@gmail.com>
  5. *
  6. * The code contained herein is licensed under the GNU General Public
  7. * License. You may obtain a copy of the GNU General Public License
  8. * Version 2 or later at the following locations:
  9. *
  10. * http://www.opensource.org/licenses/gpl-license.html
  11. * http://www.gnu.org/copyleft/gpl.html
  12. */
  13. /include/ "spear13xx.dtsi"
  14. / {
  15. compatible = "st,spear1340";
  16. ahb {
  17. spics: spics@e0700000{
  18. compatible = "st,spear-spics-gpio";
  19. reg = <0xe0700000 0x1000>;
  20. st-spics,peripcfg-reg = <0x42c>;
  21. st-spics,sw-enable-bit = <21>;
  22. st-spics,cs-value-bit = <20>;
  23. st-spics,cs-enable-mask = <3>;
  24. st-spics,cs-enable-shift = <18>;
  25. gpio-controller;
  26. #gpio-cells = <2>;
  27. status = "disabled";
  28. };
  29. ahci@b1000000 {
  30. compatible = "snps,spear-ahci";
  31. reg = <0xb1000000 0x10000>;
  32. interrupts = <0 72 0x4>;
  33. status = "disabled";
  34. };
  35. i2s-play@b2400000 {
  36. compatible = "snps,designware-i2s";
  37. reg = <0xb2400000 0x10000>;
  38. interrupt-names = "play_irq";
  39. interrupts = <0 98 0x4
  40. 0 99 0x4>;
  41. play;
  42. channel = <8>;
  43. status = "disabled";
  44. };
  45. i2s-rec@b2000000 {
  46. compatible = "snps,designware-i2s";
  47. reg = <0xb2000000 0x10000>;
  48. interrupt-names = "record_irq";
  49. interrupts = <0 100 0x4
  50. 0 101 0x4>;
  51. record;
  52. channel = <8>;
  53. status = "disabled";
  54. };
  55. pinmux: pinmux@e0700000 {
  56. compatible = "st,spear1340-pinmux";
  57. reg = <0xe0700000 0x1000>;
  58. #gpio-range-cells = <2>;
  59. };
  60. pwm: pwm@e0180000 {
  61. compatible ="st,spear13xx-pwm";
  62. reg = <0xe0180000 0x1000>;
  63. #pwm-cells = <2>;
  64. status = "disabled";
  65. };
  66. spdif-in@d0100000 {
  67. compatible = "st,spdif-in";
  68. reg = < 0xd0100000 0x20000
  69. 0xd0110000 0x10000 >;
  70. interrupts = <0 84 0x4>;
  71. status = "disabled";
  72. };
  73. spdif-out@d0000000 {
  74. compatible = "st,spdif-out";
  75. reg = <0xd0000000 0x20000>;
  76. interrupts = <0 85 0x4>;
  77. status = "disabled";
  78. };
  79. dma@ea800000 {
  80. slave_info {
  81. uart1_tx {
  82. bus_id = "uart1_tx";
  83. cfg_hi = <0x6000>; /* 0xC << 11 */
  84. cfg_lo = <0>;
  85. src_master = <0>;
  86. dst_master = <1>;
  87. };
  88. uart1_tx {
  89. bus_id = "uart1_tx";
  90. cfg_hi = <0x680>; /* 0xD << 7 */
  91. cfg_lo = <0>;
  92. src_master = <1>;
  93. dst_master = <0>;
  94. };
  95. };
  96. };
  97. spi1: spi@5d400000 {
  98. compatible = "arm,pl022", "arm,primecell";
  99. reg = <0x5d400000 0x1000>;
  100. #address-cells = <1>;
  101. #size-cells = <0>;
  102. interrupts = <0 99 0x4>;
  103. status = "disabled";
  104. };
  105. apb {
  106. i2c1: i2c@b4000000 {
  107. #address-cells = <1>;
  108. #size-cells = <0>;
  109. compatible = "snps,designware-i2c";
  110. reg = <0xb4000000 0x1000>;
  111. interrupts = <0 104 0x4>;
  112. write-16bit;
  113. status = "disabled";
  114. };
  115. serial@b4100000 {
  116. compatible = "arm,pl011", "arm,primecell";
  117. reg = <0xb4100000 0x1000>;
  118. interrupts = <0 105 0x4>;
  119. status = "disabled";
  120. };
  121. thermal@e07008c4 {
  122. st,thermal-flags = <0x2a00>;
  123. };
  124. gpiopinctrl: gpio@e2800000 {
  125. compatible = "st,spear-plgpio";
  126. reg = <0xe2800000 0x1000>;
  127. interrupts = <0 107 0x4>;
  128. #interrupt-cells = <1>;
  129. interrupt-controller;
  130. gpio-controller;
  131. #gpio-cells = <2>;
  132. gpio-ranges = <&pinmux 0 252>;
  133. status = "disabled";
  134. st-plgpio,ngpio = <250>;
  135. st-plgpio,wdata-reg = <0x40>;
  136. st-plgpio,dir-reg = <0x00>;
  137. st-plgpio,ie-reg = <0x80>;
  138. st-plgpio,rdata-reg = <0x20>;
  139. st-plgpio,mis-reg = <0xa0>;
  140. st-plgpio,eit-reg = <0x60>;
  141. };
  142. };
  143. };
  144. };