entry.S 30 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036
  1. /*
  2. * Low-level system-call handling, trap handlers and context-switching
  3. *
  4. * Copyright (C) 2008-2009 Michal Simek <monstr@monstr.eu>
  5. * Copyright (C) 2008-2009 PetaLogix
  6. * Copyright (C) 2003 John Williams <jwilliams@itee.uq.edu.au>
  7. * Copyright (C) 2001,2002 NEC Corporation
  8. * Copyright (C) 2001,2002 Miles Bader <miles@gnu.org>
  9. *
  10. * This file is subject to the terms and conditions of the GNU General
  11. * Public License. See the file COPYING in the main directory of this
  12. * archive for more details.
  13. *
  14. * Written by Miles Bader <miles@gnu.org>
  15. * Heavily modified by John Williams for Microblaze
  16. */
  17. #include <linux/sys.h>
  18. #include <linux/linkage.h>
  19. #include <asm/entry.h>
  20. #include <asm/current.h>
  21. #include <asm/processor.h>
  22. #include <asm/exceptions.h>
  23. #include <asm/asm-offsets.h>
  24. #include <asm/thread_info.h>
  25. #include <asm/page.h>
  26. #include <asm/unistd.h>
  27. #include <linux/errno.h>
  28. #include <asm/signal.h>
  29. #undef DEBUG
  30. #ifdef DEBUG
  31. /* Create space for syscalls counting. */
  32. .section .data
  33. .global syscall_debug_table
  34. .align 4
  35. syscall_debug_table:
  36. .space (__NR_syscalls * 4)
  37. #endif /* DEBUG */
  38. #define C_ENTRY(name) .globl name; .align 4; name
  39. /*
  40. * Various ways of setting and clearing BIP in flags reg.
  41. * This is mucky, but necessary using microblaze version that
  42. * allows msr ops to write to BIP
  43. */
  44. #if CONFIG_XILINX_MICROBLAZE0_USE_MSR_INSTR
  45. .macro clear_bip
  46. msrclr r0, MSR_BIP
  47. .endm
  48. .macro set_bip
  49. msrset r0, MSR_BIP
  50. .endm
  51. .macro clear_eip
  52. msrclr r0, MSR_EIP
  53. .endm
  54. .macro set_ee
  55. msrset r0, MSR_EE
  56. .endm
  57. .macro disable_irq
  58. msrclr r0, MSR_IE
  59. .endm
  60. .macro enable_irq
  61. msrset r0, MSR_IE
  62. .endm
  63. .macro set_ums
  64. msrset r0, MSR_UMS
  65. msrclr r0, MSR_VMS
  66. .endm
  67. .macro set_vms
  68. msrclr r0, MSR_UMS
  69. msrset r0, MSR_VMS
  70. .endm
  71. .macro clear_ums
  72. msrclr r0, MSR_UMS
  73. .endm
  74. .macro clear_vms_ums
  75. msrclr r0, MSR_VMS | MSR_UMS
  76. .endm
  77. #else
  78. .macro clear_bip
  79. mfs r11, rmsr
  80. andi r11, r11, ~MSR_BIP
  81. mts rmsr, r11
  82. .endm
  83. .macro set_bip
  84. mfs r11, rmsr
  85. ori r11, r11, MSR_BIP
  86. mts rmsr, r11
  87. .endm
  88. .macro clear_eip
  89. mfs r11, rmsr
  90. andi r11, r11, ~MSR_EIP
  91. mts rmsr, r11
  92. .endm
  93. .macro set_ee
  94. mfs r11, rmsr
  95. ori r11, r11, MSR_EE
  96. mts rmsr, r11
  97. .endm
  98. .macro disable_irq
  99. mfs r11, rmsr
  100. andi r11, r11, ~MSR_IE
  101. mts rmsr, r11
  102. .endm
  103. .macro enable_irq
  104. mfs r11, rmsr
  105. ori r11, r11, MSR_IE
  106. mts rmsr, r11
  107. .endm
  108. .macro set_ums
  109. mfs r11, rmsr
  110. ori r11, r11, MSR_VMS
  111. andni r11, r11, MSR_UMS
  112. mts rmsr, r11
  113. .endm
  114. .macro set_vms
  115. mfs r11, rmsr
  116. ori r11, r11, MSR_VMS
  117. andni r11, r11, MSR_UMS
  118. mts rmsr, r11
  119. .endm
  120. .macro clear_ums
  121. mfs r11, rmsr
  122. andni r11, r11, MSR_UMS
  123. mts rmsr,r11
  124. .endm
  125. .macro clear_vms_ums
  126. mfs r11, rmsr
  127. andni r11, r11, (MSR_VMS|MSR_UMS)
  128. mts rmsr,r11
  129. .endm
  130. #endif
  131. /* Define how to call high-level functions. With MMU, virtual mode must be
  132. * enabled when calling the high-level function. Clobbers R11.
  133. * VM_ON, VM_OFF, DO_JUMP_BIPCLR, DO_CALL
  134. */
  135. /* turn on virtual protected mode save */
  136. #define VM_ON \
  137. set_ums; \
  138. rted r0, 2f; \
  139. nop; \
  140. 2:
  141. /* turn off virtual protected mode save and user mode save*/
  142. #define VM_OFF \
  143. clear_vms_ums; \
  144. rted r0, TOPHYS(1f); \
  145. nop; \
  146. 1:
  147. #define SAVE_REGS \
  148. swi r2, r1, PT_R2; /* Save SDA */ \
  149. swi r3, r1, PT_R3; \
  150. swi r4, r1, PT_R4; \
  151. swi r5, r1, PT_R5; \
  152. swi r6, r1, PT_R6; \
  153. swi r7, r1, PT_R7; \
  154. swi r8, r1, PT_R8; \
  155. swi r9, r1, PT_R9; \
  156. swi r10, r1, PT_R10; \
  157. swi r11, r1, PT_R11; /* save clobbered regs after rval */\
  158. swi r12, r1, PT_R12; \
  159. swi r13, r1, PT_R13; /* Save SDA2 */ \
  160. swi r14, r1, PT_PC; /* PC, before IRQ/trap */ \
  161. swi r15, r1, PT_R15; /* Save LP */ \
  162. swi r16, r1, PT_R16; \
  163. swi r17, r1, PT_R17; \
  164. swi r18, r1, PT_R18; /* Save asm scratch reg */ \
  165. swi r19, r1, PT_R19; \
  166. swi r20, r1, PT_R20; \
  167. swi r21, r1, PT_R21; \
  168. swi r22, r1, PT_R22; \
  169. swi r23, r1, PT_R23; \
  170. swi r24, r1, PT_R24; \
  171. swi r25, r1, PT_R25; \
  172. swi r26, r1, PT_R26; \
  173. swi r27, r1, PT_R27; \
  174. swi r28, r1, PT_R28; \
  175. swi r29, r1, PT_R29; \
  176. swi r30, r1, PT_R30; \
  177. swi r31, r1, PT_R31; /* Save current task reg */ \
  178. mfs r11, rmsr; /* save MSR */ \
  179. swi r11, r1, PT_MSR;
  180. #define RESTORE_REGS \
  181. lwi r11, r1, PT_MSR; \
  182. mts rmsr , r11; \
  183. lwi r2, r1, PT_R2; /* restore SDA */ \
  184. lwi r3, r1, PT_R3; \
  185. lwi r4, r1, PT_R4; \
  186. lwi r5, r1, PT_R5; \
  187. lwi r6, r1, PT_R6; \
  188. lwi r7, r1, PT_R7; \
  189. lwi r8, r1, PT_R8; \
  190. lwi r9, r1, PT_R9; \
  191. lwi r10, r1, PT_R10; \
  192. lwi r11, r1, PT_R11; /* restore clobbered regs after rval */\
  193. lwi r12, r1, PT_R12; \
  194. lwi r13, r1, PT_R13; /* restore SDA2 */ \
  195. lwi r14, r1, PT_PC; /* RESTORE_LINK PC, before IRQ/trap */\
  196. lwi r15, r1, PT_R15; /* restore LP */ \
  197. lwi r16, r1, PT_R16; \
  198. lwi r17, r1, PT_R17; \
  199. lwi r18, r1, PT_R18; /* restore asm scratch reg */ \
  200. lwi r19, r1, PT_R19; \
  201. lwi r20, r1, PT_R20; \
  202. lwi r21, r1, PT_R21; \
  203. lwi r22, r1, PT_R22; \
  204. lwi r23, r1, PT_R23; \
  205. lwi r24, r1, PT_R24; \
  206. lwi r25, r1, PT_R25; \
  207. lwi r26, r1, PT_R26; \
  208. lwi r27, r1, PT_R27; \
  209. lwi r28, r1, PT_R28; \
  210. lwi r29, r1, PT_R29; \
  211. lwi r30, r1, PT_R30; \
  212. lwi r31, r1, PT_R31; /* Restore cur task reg */
  213. #define SAVE_STATE \
  214. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP)); /* save stack */ \
  215. /* See if already in kernel mode.*/ \
  216. mfs r1, rmsr; \
  217. andi r1, r1, MSR_UMS; \
  218. bnei r1, 1f; \
  219. /* Kernel-mode state save. */ \
  220. /* Reload kernel stack-ptr. */ \
  221. lwi r1, r0, TOPHYS(PER_CPU(ENTRY_SP)); \
  222. /* FIXME: I can add these two lines to one */ \
  223. /* tophys(r1,r1); */ \
  224. /* addik r1, r1, -PT_SIZE; */ \
  225. addik r1, r1, CONFIG_KERNEL_BASE_ADDR - CONFIG_KERNEL_START - PT_SIZE; \
  226. SAVE_REGS \
  227. brid 2f; \
  228. swi r1, r1, PT_MODE; \
  229. 1: /* User-mode state save. */ \
  230. lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE)); /* get saved current */\
  231. tophys(r1,r1); \
  232. lwi r1, r1, TS_THREAD_INFO; /* get the thread info */ \
  233. /* MS these three instructions can be added to one */ \
  234. /* addik r1, r1, THREAD_SIZE; */ \
  235. /* tophys(r1,r1); */ \
  236. /* addik r1, r1, -PT_SIZE; */ \
  237. addik r1, r1, THREAD_SIZE + CONFIG_KERNEL_BASE_ADDR - CONFIG_KERNEL_START - PT_SIZE; \
  238. SAVE_REGS \
  239. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP)); \
  240. swi r11, r1, PT_R1; /* Store user SP. */ \
  241. swi r0, r1, PT_MODE; /* Was in user-mode. */ \
  242. /* MS: I am clearing UMS even in case when I come from kernel space */ \
  243. clear_ums; \
  244. 2: lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  245. .text
  246. /*
  247. * User trap.
  248. *
  249. * System calls are handled here.
  250. *
  251. * Syscall protocol:
  252. * Syscall number in r12, args in r5-r10
  253. * Return value in r3
  254. *
  255. * Trap entered via brki instruction, so BIP bit is set, and interrupts
  256. * are masked. This is nice, means we don't have to CLI before state save
  257. */
  258. C_ENTRY(_user_exception):
  259. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP)) /* save stack */
  260. addi r14, r14, 4 /* return address is 4 byte after call */
  261. mfs r1, rmsr
  262. nop
  263. andi r1, r1, MSR_UMS
  264. bnei r1, 1f
  265. /* Kernel-mode state save - kernel execve */
  266. lwi r1, r0, TOPHYS(PER_CPU(ENTRY_SP)); /* Reload kernel stack-ptr*/
  267. tophys(r1,r1);
  268. addik r1, r1, -PT_SIZE; /* Make room on the stack. */
  269. SAVE_REGS
  270. swi r1, r1, PT_MODE; /* pt_regs -> kernel mode */
  271. brid 2f;
  272. nop; /* Fill delay slot */
  273. /* User-mode state save. */
  274. 1:
  275. lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE)); /* get saved current */
  276. tophys(r1,r1);
  277. lwi r1, r1, TS_THREAD_INFO; /* get stack from task_struct */
  278. /* calculate kernel stack pointer from task struct 8k */
  279. addik r1, r1, THREAD_SIZE;
  280. tophys(r1,r1);
  281. addik r1, r1, -PT_SIZE; /* Make room on the stack. */
  282. SAVE_REGS
  283. swi r0, r1, PT_R3
  284. swi r0, r1, PT_R4
  285. swi r0, r1, PT_MODE; /* Was in user-mode. */
  286. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  287. swi r11, r1, PT_R1; /* Store user SP. */
  288. clear_ums;
  289. 2: lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  290. /* Save away the syscall number. */
  291. swi r12, r1, PT_R0;
  292. tovirt(r1,r1)
  293. /* where the trap should return need -8 to adjust for rtsd r15, 8*/
  294. /* Jump to the appropriate function for the system call number in r12
  295. * (r12 is not preserved), or return an error if r12 is not valid. The LP
  296. * register should point to the location where
  297. * the called function should return. [note that MAKE_SYS_CALL uses label 1] */
  298. /* Step into virtual mode */
  299. rtbd r0, 3f
  300. nop
  301. 3:
  302. lwi r11, CURRENT_TASK, TS_THREAD_INFO /* get thread info */
  303. lwi r11, r11, TI_FLAGS /* get flags in thread info */
  304. andi r11, r11, _TIF_WORK_SYSCALL_MASK
  305. beqi r11, 4f
  306. addik r3, r0, -ENOSYS
  307. swi r3, r1, PT_R3
  308. brlid r15, do_syscall_trace_enter
  309. addik r5, r1, PT_R0
  310. # do_syscall_trace_enter returns the new syscall nr.
  311. addk r12, r0, r3
  312. lwi r5, r1, PT_R5;
  313. lwi r6, r1, PT_R6;
  314. lwi r7, r1, PT_R7;
  315. lwi r8, r1, PT_R8;
  316. lwi r9, r1, PT_R9;
  317. lwi r10, r1, PT_R10;
  318. 4:
  319. /* Jump to the appropriate function for the system call number in r12
  320. * (r12 is not preserved), or return an error if r12 is not valid.
  321. * The LP register should point to the location where the called function
  322. * should return. [note that MAKE_SYS_CALL uses label 1] */
  323. /* See if the system call number is valid */
  324. addi r11, r12, -__NR_syscalls;
  325. bgei r11,5f;
  326. /* Figure out which function to use for this system call. */
  327. /* Note Microblaze barrel shift is optional, so don't rely on it */
  328. add r12, r12, r12; /* convert num -> ptr */
  329. add r12, r12, r12;
  330. #ifdef DEBUG
  331. /* Trac syscalls and stored them to syscall_debug_table */
  332. /* The first syscall location stores total syscall number */
  333. lwi r3, r0, syscall_debug_table
  334. addi r3, r3, 1
  335. swi r3, r0, syscall_debug_table
  336. lwi r3, r12, syscall_debug_table
  337. addi r3, r3, 1
  338. swi r3, r12, syscall_debug_table
  339. #endif
  340. # Find and jump into the syscall handler.
  341. lwi r12, r12, sys_call_table
  342. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  343. addi r15, r0, ret_from_trap-8
  344. bra r12
  345. /* The syscall number is invalid, return an error. */
  346. 5:
  347. rtsd r15, 8; /* looks like a normal subroutine return */
  348. addi r3, r0, -ENOSYS;
  349. /* Entry point used to return from a syscall/trap */
  350. /* We re-enable BIP bit before state restore */
  351. C_ENTRY(ret_from_trap):
  352. swi r3, r1, PT_R3
  353. swi r4, r1, PT_R4
  354. lwi r11, r1, PT_MODE;
  355. /* See if returning to kernel mode, if so, skip resched &c. */
  356. bnei r11, 2f;
  357. /* We're returning to user mode, so check for various conditions that
  358. * trigger rescheduling. */
  359. /* FIXME: Restructure all these flag checks. */
  360. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  361. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  362. andi r11, r11, _TIF_WORK_SYSCALL_MASK
  363. beqi r11, 1f
  364. brlid r15, do_syscall_trace_leave
  365. addik r5, r1, PT_R0
  366. 1:
  367. /* We're returning to user mode, so check for various conditions that
  368. * trigger rescheduling. */
  369. /* get thread info from current task */
  370. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  371. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  372. andi r11, r11, _TIF_NEED_RESCHED;
  373. beqi r11, 5f;
  374. bralid r15, schedule; /* Call scheduler */
  375. nop; /* delay slot */
  376. /* Maybe handle a signal */
  377. 5: /* get thread info from current task*/
  378. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  379. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  380. andi r11, r11, _TIF_SIGPENDING | _TIF_NOTIFY_RESUME;
  381. beqi r11, 1f; /* Signals to handle, handle them */
  382. addik r5, r1, 0; /* Arg 1: struct pt_regs *regs */
  383. bralid r15, do_notify_resume; /* Handle any signals */
  384. addi r6, r0, 1; /* Arg 2: int in_syscall */
  385. /* Finally, return to user state. */
  386. 1: set_bip; /* Ints masked for state restore */
  387. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE); /* save current */
  388. VM_OFF;
  389. tophys(r1,r1);
  390. RESTORE_REGS;
  391. addik r1, r1, PT_SIZE /* Clean up stack space. */
  392. lwi r1, r1, PT_R1 - PT_SIZE;/* Restore user stack pointer. */
  393. bri 6f;
  394. /* Return to kernel state. */
  395. 2: set_bip; /* Ints masked for state restore */
  396. VM_OFF;
  397. tophys(r1,r1);
  398. RESTORE_REGS;
  399. addik r1, r1, PT_SIZE /* Clean up stack space. */
  400. tovirt(r1,r1);
  401. 6:
  402. TRAP_return: /* Make global symbol for debugging */
  403. rtbd r14, 0; /* Instructions to return from an IRQ */
  404. nop;
  405. /* These syscalls need access to the struct pt_regs on the stack, so we
  406. implement them in assembly (they're basically all wrappers anyway). */
  407. C_ENTRY(sys_fork_wrapper):
  408. addi r5, r0, SIGCHLD /* Arg 0: flags */
  409. lwi r6, r1, PT_R1 /* Arg 1: child SP (use parent's) */
  410. addik r7, r1, 0 /* Arg 2: parent context */
  411. add r8, r0, r0 /* Arg 3: (unused) */
  412. add r9, r0, r0; /* Arg 4: (unused) */
  413. brid do_fork /* Do real work (tail-call) */
  414. add r10, r0, r0; /* Arg 5: (unused) */
  415. /* This the initial entry point for a new child thread, with an appropriate
  416. stack in place that makes it look the the child is in the middle of an
  417. syscall. This function is actually `returned to' from switch_thread
  418. (copy_thread makes ret_from_fork the return address in each new thread's
  419. saved context). */
  420. C_ENTRY(ret_from_fork):
  421. bralid r15, schedule_tail; /* ...which is schedule_tail's arg */
  422. add r3, r5, r0; /* switch_thread returns the prev task */
  423. /* ( in the delay slot ) */
  424. brid ret_from_trap; /* Do normal trap return */
  425. add r3, r0, r0; /* Child's fork call should return 0. */
  426. C_ENTRY(sys_vfork):
  427. brid microblaze_vfork /* Do real work (tail-call) */
  428. addik r5, r1, 0
  429. C_ENTRY(sys_clone):
  430. bnei r6, 1f; /* See if child SP arg (arg 1) is 0. */
  431. lwi r6, r1, PT_R1; /* If so, use paret's stack ptr */
  432. 1: addik r7, r1, 0; /* Arg 2: parent context */
  433. add r8, r0, r0; /* Arg 3: (unused) */
  434. add r9, r0, r0; /* Arg 4: (unused) */
  435. brid do_fork /* Do real work (tail-call) */
  436. add r10, r0, r0; /* Arg 5: (unused) */
  437. C_ENTRY(sys_execve):
  438. brid microblaze_execve; /* Do real work (tail-call).*/
  439. addik r8, r1, 0; /* add user context as 4th arg */
  440. C_ENTRY(sys_rt_sigreturn_wrapper):
  441. brid sys_rt_sigreturn /* Do real work */
  442. addik r5, r1, 0; /* add user context as 1st arg */
  443. /*
  444. * HW EXCEPTION rutine start
  445. */
  446. C_ENTRY(full_exception_trap):
  447. /* adjust exception address for privileged instruction
  448. * for finding where is it */
  449. addik r17, r17, -4
  450. SAVE_STATE /* Save registers */
  451. /* PC, before IRQ/trap - this is one instruction above */
  452. swi r17, r1, PT_PC;
  453. tovirt(r1,r1)
  454. /* FIXME this can be store directly in PT_ESR reg.
  455. * I tested it but there is a fault */
  456. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  457. addik r15, r0, ret_from_exc - 8
  458. mfs r6, resr
  459. mfs r7, rfsr; /* save FSR */
  460. mts rfsr, r0; /* Clear sticky fsr */
  461. rted r0, full_exception
  462. addik r5, r1, 0 /* parameter struct pt_regs * regs */
  463. /*
  464. * Unaligned data trap.
  465. *
  466. * Unaligned data trap last on 4k page is handled here.
  467. *
  468. * Trap entered via exception, so EE bit is set, and interrupts
  469. * are masked. This is nice, means we don't have to CLI before state save
  470. *
  471. * The assembler routine is in "arch/microblaze/kernel/hw_exception_handler.S"
  472. */
  473. C_ENTRY(unaligned_data_trap):
  474. /* MS: I have to save r11 value and then restore it because
  475. * set_bit, clear_eip, set_ee use r11 as temp register if MSR
  476. * instructions are not used. We don't need to do if MSR instructions
  477. * are used and they use r0 instead of r11.
  478. * I am using ENTRY_SP which should be primary used only for stack
  479. * pointer saving. */
  480. swi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  481. set_bip; /* equalize initial state for all possible entries */
  482. clear_eip;
  483. set_ee;
  484. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  485. SAVE_STATE /* Save registers.*/
  486. /* PC, before IRQ/trap - this is one instruction above */
  487. swi r17, r1, PT_PC;
  488. tovirt(r1,r1)
  489. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  490. addik r15, r0, ret_from_exc-8
  491. mfs r3, resr /* ESR */
  492. mfs r4, rear /* EAR */
  493. rtbd r0, _unaligned_data_exception
  494. addik r7, r1, 0 /* parameter struct pt_regs * regs */
  495. /*
  496. * Page fault traps.
  497. *
  498. * If the real exception handler (from hw_exception_handler.S) didn't find
  499. * the mapping for the process, then we're thrown here to handle such situation.
  500. *
  501. * Trap entered via exceptions, so EE bit is set, and interrupts
  502. * are masked. This is nice, means we don't have to CLI before state save
  503. *
  504. * Build a standard exception frame for TLB Access errors. All TLB exceptions
  505. * will bail out to this point if they can't resolve the lightweight TLB fault.
  506. *
  507. * The C function called is in "arch/microblaze/mm/fault.c", declared as:
  508. * void do_page_fault(struct pt_regs *regs,
  509. * unsigned long address,
  510. * unsigned long error_code)
  511. */
  512. /* data and intruction trap - which is choose is resolved int fault.c */
  513. C_ENTRY(page_fault_data_trap):
  514. SAVE_STATE /* Save registers.*/
  515. /* PC, before IRQ/trap - this is one instruction above */
  516. swi r17, r1, PT_PC;
  517. tovirt(r1,r1)
  518. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  519. addik r15, r0, ret_from_exc-8
  520. mfs r6, rear /* parameter unsigned long address */
  521. mfs r7, resr /* parameter unsigned long error_code */
  522. rted r0, do_page_fault
  523. addik r5, r1, 0 /* parameter struct pt_regs * regs */
  524. C_ENTRY(page_fault_instr_trap):
  525. SAVE_STATE /* Save registers.*/
  526. /* PC, before IRQ/trap - this is one instruction above */
  527. swi r17, r1, PT_PC;
  528. tovirt(r1,r1)
  529. /* where the trap should return need -8 to adjust for rtsd r15, 8 */
  530. addik r15, r0, ret_from_exc-8
  531. mfs r6, rear /* parameter unsigned long address */
  532. ori r7, r0, 0 /* parameter unsigned long error_code */
  533. rted r0, do_page_fault
  534. addik r5, r1, 0 /* parameter struct pt_regs * regs */
  535. /* Entry point used to return from an exception. */
  536. C_ENTRY(ret_from_exc):
  537. lwi r11, r1, PT_MODE;
  538. bnei r11, 2f; /* See if returning to kernel mode, */
  539. /* ... if so, skip resched &c. */
  540. /* We're returning to user mode, so check for various conditions that
  541. trigger rescheduling. */
  542. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  543. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  544. andi r11, r11, _TIF_NEED_RESCHED;
  545. beqi r11, 5f;
  546. /* Call the scheduler before returning from a syscall/trap. */
  547. bralid r15, schedule; /* Call scheduler */
  548. nop; /* delay slot */
  549. /* Maybe handle a signal */
  550. 5: lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  551. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  552. andi r11, r11, _TIF_SIGPENDING | _TIF_NOTIFY_RESUME;
  553. beqi r11, 1f; /* Signals to handle, handle them */
  554. /*
  555. * Handle a signal return; Pending signals should be in r18.
  556. *
  557. * Not all registers are saved by the normal trap/interrupt entry
  558. * points (for instance, call-saved registers (because the normal
  559. * C-compiler calling sequence in the kernel makes sure they're
  560. * preserved), and call-clobbered registers in the case of
  561. * traps), but signal handlers may want to examine or change the
  562. * complete register state. Here we save anything not saved by
  563. * the normal entry sequence, so that it may be safely restored
  564. * (in a possibly modified form) after do_notify_resume returns. */
  565. addik r5, r1, 0; /* Arg 1: struct pt_regs *regs */
  566. bralid r15, do_notify_resume; /* Handle any signals */
  567. addi r6, r0, 0; /* Arg 2: int in_syscall */
  568. /* Finally, return to user state. */
  569. 1: set_bip; /* Ints masked for state restore */
  570. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE); /* save current */
  571. VM_OFF;
  572. tophys(r1,r1);
  573. RESTORE_REGS;
  574. addik r1, r1, PT_SIZE /* Clean up stack space. */
  575. lwi r1, r1, PT_R1 - PT_SIZE; /* Restore user stack pointer. */
  576. bri 6f;
  577. /* Return to kernel state. */
  578. 2: set_bip; /* Ints masked for state restore */
  579. VM_OFF;
  580. tophys(r1,r1);
  581. RESTORE_REGS;
  582. addik r1, r1, PT_SIZE /* Clean up stack space. */
  583. tovirt(r1,r1);
  584. 6:
  585. EXC_return: /* Make global symbol for debugging */
  586. rtbd r14, 0; /* Instructions to return from an IRQ */
  587. nop;
  588. /*
  589. * HW EXCEPTION rutine end
  590. */
  591. /*
  592. * Hardware maskable interrupts.
  593. *
  594. * The stack-pointer (r1) should have already been saved to the memory
  595. * location PER_CPU(ENTRY_SP).
  596. */
  597. C_ENTRY(_interrupt):
  598. /* MS: we are in physical address */
  599. /* Save registers, switch to proper stack, convert SP to virtual.*/
  600. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP))
  601. /* MS: See if already in kernel mode. */
  602. mfs r1, rmsr
  603. nop
  604. andi r1, r1, MSR_UMS
  605. bnei r1, 1f
  606. /* Kernel-mode state save. */
  607. lwi r1, r0, TOPHYS(PER_CPU(ENTRY_SP))
  608. tophys(r1,r1); /* MS: I have in r1 physical address where stack is */
  609. /* save registers */
  610. /* MS: Make room on the stack -> activation record */
  611. addik r1, r1, -PT_SIZE;
  612. SAVE_REGS
  613. brid 2f;
  614. swi r1, r1, PT_MODE; /* 0 - user mode, 1 - kernel mode */
  615. 1:
  616. /* User-mode state save. */
  617. /* MS: get the saved current */
  618. lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  619. tophys(r1,r1);
  620. lwi r1, r1, TS_THREAD_INFO;
  621. addik r1, r1, THREAD_SIZE;
  622. tophys(r1,r1);
  623. /* save registers */
  624. addik r1, r1, -PT_SIZE;
  625. SAVE_REGS
  626. /* calculate mode */
  627. swi r0, r1, PT_MODE;
  628. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  629. swi r11, r1, PT_R1;
  630. clear_ums;
  631. 2:
  632. lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  633. tovirt(r1,r1)
  634. addik r15, r0, irq_call;
  635. irq_call:rtbd r0, do_IRQ;
  636. addik r5, r1, 0;
  637. /* MS: we are in virtual mode */
  638. ret_from_irq:
  639. lwi r11, r1, PT_MODE;
  640. bnei r11, 2f;
  641. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  642. lwi r11, r11, TI_FLAGS; /* MS: get flags from thread info */
  643. andi r11, r11, _TIF_NEED_RESCHED;
  644. beqi r11, 5f
  645. bralid r15, schedule;
  646. nop; /* delay slot */
  647. /* Maybe handle a signal */
  648. 5: lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* MS: get thread info */
  649. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  650. andi r11, r11, _TIF_SIGPENDING | _TIF_NOTIFY_RESUME;
  651. beqid r11, no_intr_resched
  652. /* Handle a signal return; Pending signals should be in r18. */
  653. addik r5, r1, 0; /* Arg 1: struct pt_regs *regs */
  654. bralid r15, do_notify_resume; /* Handle any signals */
  655. addi r6, r0, 0; /* Arg 2: int in_syscall */
  656. /* Finally, return to user state. */
  657. no_intr_resched:
  658. /* Disable interrupts, we are now committed to the state restore */
  659. disable_irq
  660. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE);
  661. VM_OFF;
  662. tophys(r1,r1);
  663. RESTORE_REGS
  664. addik r1, r1, PT_SIZE /* MS: Clean up stack space. */
  665. lwi r1, r1, PT_R1 - PT_SIZE;
  666. bri 6f;
  667. /* MS: Return to kernel state. */
  668. 2:
  669. #ifdef CONFIG_PREEMPT
  670. lwi r11, CURRENT_TASK, TS_THREAD_INFO;
  671. /* MS: get preempt_count from thread info */
  672. lwi r5, r11, TI_PREEMPT_COUNT;
  673. bgti r5, restore;
  674. lwi r5, r11, TI_FLAGS; /* get flags in thread info */
  675. andi r5, r5, _TIF_NEED_RESCHED;
  676. beqi r5, restore /* if zero jump over */
  677. preempt:
  678. /* interrupts are off that's why I am calling preempt_chedule_irq */
  679. bralid r15, preempt_schedule_irq
  680. nop
  681. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  682. lwi r5, r11, TI_FLAGS; /* get flags in thread info */
  683. andi r5, r5, _TIF_NEED_RESCHED;
  684. bnei r5, preempt /* if non zero jump to resched */
  685. restore:
  686. #endif
  687. VM_OFF /* MS: turn off MMU */
  688. tophys(r1,r1)
  689. RESTORE_REGS
  690. addik r1, r1, PT_SIZE /* MS: Clean up stack space. */
  691. tovirt(r1,r1);
  692. 6:
  693. IRQ_return: /* MS: Make global symbol for debugging */
  694. rtid r14, 0
  695. nop
  696. /*
  697. * Debug trap for KGDB. Enter to _debug_exception by brki r16, 0x18
  698. * and call handling function with saved pt_regs
  699. */
  700. C_ENTRY(_debug_exception):
  701. /* BIP bit is set on entry, no interrupts can occur */
  702. swi r1, r0, TOPHYS(PER_CPU(ENTRY_SP))
  703. mfs r1, rmsr
  704. nop
  705. andi r1, r1, MSR_UMS
  706. bnei r1, 1f
  707. /* MS: Kernel-mode state save - kgdb */
  708. lwi r1, r0, TOPHYS(PER_CPU(ENTRY_SP)); /* Reload kernel stack-ptr*/
  709. /* BIP bit is set on entry, no interrupts can occur */
  710. addik r1, r1, CONFIG_KERNEL_BASE_ADDR - CONFIG_KERNEL_START - PT_SIZE;
  711. SAVE_REGS;
  712. /* save all regs to pt_reg structure */
  713. swi r0, r1, PT_R0; /* R0 must be saved too */
  714. swi r14, r1, PT_R14 /* rewrite saved R14 value */
  715. swi r16, r1, PT_PC; /* PC and r16 are the same */
  716. /* save special purpose registers to pt_regs */
  717. mfs r11, rear;
  718. swi r11, r1, PT_EAR;
  719. mfs r11, resr;
  720. swi r11, r1, PT_ESR;
  721. mfs r11, rfsr;
  722. swi r11, r1, PT_FSR;
  723. /* stack pointer is in physical address at it is decrease
  724. * by PT_SIZE but we need to get correct R1 value */
  725. addik r11, r1, CONFIG_KERNEL_START - CONFIG_KERNEL_BASE_ADDR + PT_SIZE;
  726. swi r11, r1, PT_R1
  727. /* MS: r31 - current pointer isn't changed */
  728. tovirt(r1,r1)
  729. #ifdef CONFIG_KGDB
  730. addi r5, r1, 0 /* pass pt_reg address as the first arg */
  731. addik r15, r0, dbtrap_call; /* return address */
  732. rtbd r0, microblaze_kgdb_break
  733. nop;
  734. #endif
  735. /* MS: Place handler for brki from kernel space if KGDB is OFF.
  736. * It is very unlikely that another brki instruction is called. */
  737. bri 0
  738. /* MS: User-mode state save - gdb */
  739. 1: lwi r1, r0, TOPHYS(PER_CPU(CURRENT_SAVE)); /* get saved current */
  740. tophys(r1,r1);
  741. lwi r1, r1, TS_THREAD_INFO; /* get the thread info */
  742. addik r1, r1, THREAD_SIZE; /* calculate kernel stack pointer */
  743. tophys(r1,r1);
  744. addik r1, r1, -PT_SIZE; /* Make room on the stack. */
  745. SAVE_REGS;
  746. swi r16, r1, PT_PC; /* Save LP */
  747. swi r0, r1, PT_MODE; /* Was in user-mode. */
  748. lwi r11, r0, TOPHYS(PER_CPU(ENTRY_SP));
  749. swi r11, r1, PT_R1; /* Store user SP. */
  750. lwi CURRENT_TASK, r0, TOPHYS(PER_CPU(CURRENT_SAVE));
  751. tovirt(r1,r1)
  752. set_vms;
  753. addik r5, r1, 0;
  754. addik r15, r0, dbtrap_call;
  755. dbtrap_call: /* Return point for kernel/user entry + 8 because of rtsd r15, 8 */
  756. rtbd r0, sw_exception
  757. nop
  758. /* MS: The first instruction for the second part of the gdb/kgdb */
  759. set_bip; /* Ints masked for state restore */
  760. lwi r11, r1, PT_MODE;
  761. bnei r11, 2f;
  762. /* MS: Return to user space - gdb */
  763. /* Get current task ptr into r11 */
  764. lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  765. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  766. andi r11, r11, _TIF_NEED_RESCHED;
  767. beqi r11, 5f;
  768. /* Call the scheduler before returning from a syscall/trap. */
  769. bralid r15, schedule; /* Call scheduler */
  770. nop; /* delay slot */
  771. /* Maybe handle a signal */
  772. 5: lwi r11, CURRENT_TASK, TS_THREAD_INFO; /* get thread info */
  773. lwi r11, r11, TI_FLAGS; /* get flags in thread info */
  774. andi r11, r11, _TIF_SIGPENDING | _TIF_NOTIFY_RESUME;
  775. beqi r11, 1f; /* Signals to handle, handle them */
  776. addik r5, r1, 0; /* Arg 1: struct pt_regs *regs */
  777. bralid r15, do_notify_resume; /* Handle any signals */
  778. addi r6, r0, 0; /* Arg 2: int in_syscall */
  779. /* Finally, return to user state. */
  780. 1: swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE); /* save current */
  781. VM_OFF;
  782. tophys(r1,r1);
  783. /* MS: Restore all regs */
  784. RESTORE_REGS
  785. addik r1, r1, PT_SIZE /* Clean up stack space */
  786. lwi r1, r1, PT_R1 - PT_SIZE; /* Restore user stack pointer */
  787. DBTRAP_return_user: /* MS: Make global symbol for debugging */
  788. rtbd r16, 0; /* MS: Instructions to return from a debug trap */
  789. nop;
  790. /* MS: Return to kernel state - kgdb */
  791. 2: VM_OFF;
  792. tophys(r1,r1);
  793. /* MS: Restore all regs */
  794. RESTORE_REGS
  795. lwi r14, r1, PT_R14;
  796. lwi r16, r1, PT_PC;
  797. addik r1, r1, PT_SIZE; /* MS: Clean up stack space */
  798. tovirt(r1,r1);
  799. DBTRAP_return_kernel: /* MS: Make global symbol for debugging */
  800. rtbd r16, 0; /* MS: Instructions to return from a debug trap */
  801. nop;
  802. ENTRY(_switch_to)
  803. /* prepare return value */
  804. addk r3, r0, CURRENT_TASK
  805. /* save registers in cpu_context */
  806. /* use r11 and r12, volatile registers, as temp register */
  807. /* give start of cpu_context for previous process */
  808. addik r11, r5, TI_CPU_CONTEXT
  809. swi r1, r11, CC_R1
  810. swi r2, r11, CC_R2
  811. /* skip volatile registers.
  812. * they are saved on stack when we jumped to _switch_to() */
  813. /* dedicated registers */
  814. swi r13, r11, CC_R13
  815. swi r14, r11, CC_R14
  816. swi r15, r11, CC_R15
  817. swi r16, r11, CC_R16
  818. swi r17, r11, CC_R17
  819. swi r18, r11, CC_R18
  820. /* save non-volatile registers */
  821. swi r19, r11, CC_R19
  822. swi r20, r11, CC_R20
  823. swi r21, r11, CC_R21
  824. swi r22, r11, CC_R22
  825. swi r23, r11, CC_R23
  826. swi r24, r11, CC_R24
  827. swi r25, r11, CC_R25
  828. swi r26, r11, CC_R26
  829. swi r27, r11, CC_R27
  830. swi r28, r11, CC_R28
  831. swi r29, r11, CC_R29
  832. swi r30, r11, CC_R30
  833. /* special purpose registers */
  834. mfs r12, rmsr
  835. swi r12, r11, CC_MSR
  836. mfs r12, rear
  837. swi r12, r11, CC_EAR
  838. mfs r12, resr
  839. swi r12, r11, CC_ESR
  840. mfs r12, rfsr
  841. swi r12, r11, CC_FSR
  842. /* update r31, the current-give me pointer to task which will be next */
  843. lwi CURRENT_TASK, r6, TI_TASK
  844. /* stored it to current_save too */
  845. swi CURRENT_TASK, r0, PER_CPU(CURRENT_SAVE)
  846. /* get new process' cpu context and restore */
  847. /* give me start where start context of next task */
  848. addik r11, r6, TI_CPU_CONTEXT
  849. /* non-volatile registers */
  850. lwi r30, r11, CC_R30
  851. lwi r29, r11, CC_R29
  852. lwi r28, r11, CC_R28
  853. lwi r27, r11, CC_R27
  854. lwi r26, r11, CC_R26
  855. lwi r25, r11, CC_R25
  856. lwi r24, r11, CC_R24
  857. lwi r23, r11, CC_R23
  858. lwi r22, r11, CC_R22
  859. lwi r21, r11, CC_R21
  860. lwi r20, r11, CC_R20
  861. lwi r19, r11, CC_R19
  862. /* dedicated registers */
  863. lwi r18, r11, CC_R18
  864. lwi r17, r11, CC_R17
  865. lwi r16, r11, CC_R16
  866. lwi r15, r11, CC_R15
  867. lwi r14, r11, CC_R14
  868. lwi r13, r11, CC_R13
  869. /* skip volatile registers */
  870. lwi r2, r11, CC_R2
  871. lwi r1, r11, CC_R1
  872. /* special purpose registers */
  873. lwi r12, r11, CC_FSR
  874. mts rfsr, r12
  875. lwi r12, r11, CC_MSR
  876. mts rmsr, r12
  877. rtsd r15, 8
  878. nop
  879. ENTRY(_reset)
  880. brai 0; /* Jump to reset vector */
  881. /* These are compiled and loaded into high memory, then
  882. * copied into place in mach_early_setup */
  883. .section .init.ivt, "ax"
  884. #if CONFIG_MANUAL_RESET_VECTOR
  885. .org 0x0
  886. brai CONFIG_MANUAL_RESET_VECTOR
  887. #endif
  888. .org 0x8
  889. brai TOPHYS(_user_exception); /* syscall handler */
  890. .org 0x10
  891. brai TOPHYS(_interrupt); /* Interrupt handler */
  892. .org 0x18
  893. brai TOPHYS(_debug_exception); /* debug trap handler */
  894. .org 0x20
  895. brai TOPHYS(_hw_exception_handler); /* HW exception handler */
  896. .section .rodata,"a"
  897. #include "syscall_table.S"
  898. syscall_table_size=(.-sys_call_table)
  899. type_SYSCALL:
  900. .ascii "SYSCALL\0"
  901. type_IRQ:
  902. .ascii "IRQ\0"
  903. type_IRQ_PREEMPT:
  904. .ascii "IRQ (PREEMPTED)\0"
  905. type_SYSCALL_PREEMPT:
  906. .ascii " SYSCALL (PREEMPTED)\0"
  907. /*
  908. * Trap decoding for stack unwinder
  909. * Tuples are (start addr, end addr, string)
  910. * If return address lies on [start addr, end addr],
  911. * unwinder displays 'string'
  912. */
  913. .align 4
  914. .global microblaze_trap_handlers
  915. microblaze_trap_handlers:
  916. /* Exact matches come first */
  917. .word ret_from_trap; .word ret_from_trap ; .word type_SYSCALL
  918. .word ret_from_irq ; .word ret_from_irq ; .word type_IRQ
  919. /* Fuzzy matches go here */
  920. .word ret_from_irq ; .word no_intr_resched ; .word type_IRQ_PREEMPT
  921. .word ret_from_trap; .word TRAP_return ; .word type_SYSCALL_PREEMPT
  922. /* End of table */
  923. .word 0 ; .word 0 ; .word 0