qeth_core_main.c 123 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #include <linux/module.h>
  11. #include <linux/moduleparam.h>
  12. #include <linux/string.h>
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include <linux/ip.h>
  16. #include <linux/ipv6.h>
  17. #include <linux/tcp.h>
  18. #include <linux/mii.h>
  19. #include <linux/kthread.h>
  20. #include <asm-s390/ebcdic.h>
  21. #include <asm-s390/io.h>
  22. #include <asm/s390_rdev.h>
  23. #include "qeth_core.h"
  24. #include "qeth_core_offl.h"
  25. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  26. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  27. /* N P A M L V H */
  28. [QETH_DBF_SETUP] = {"qeth_setup",
  29. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  30. [QETH_DBF_QERR] = {"qeth_qerr",
  31. 2, 1, 8, 2, &debug_hex_ascii_view, NULL},
  32. [QETH_DBF_TRACE] = {"qeth_trace",
  33. 4, 1, 8, 3, &debug_hex_ascii_view, NULL},
  34. [QETH_DBF_MSG] = {"qeth_msg",
  35. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  36. [QETH_DBF_SENSE] = {"qeth_sense",
  37. 2, 1, 64, 2, &debug_hex_ascii_view, NULL},
  38. [QETH_DBF_MISC] = {"qeth_misc",
  39. 2, 1, 256, 2, &debug_hex_ascii_view, NULL},
  40. [QETH_DBF_CTRL] = {"qeth_control",
  41. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  42. };
  43. EXPORT_SYMBOL_GPL(qeth_dbf);
  44. struct qeth_card_list_struct qeth_core_card_list;
  45. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  46. static struct device *qeth_core_root_dev;
  47. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  48. static struct lock_class_key qdio_out_skb_queue_key;
  49. static void qeth_send_control_data_cb(struct qeth_channel *,
  50. struct qeth_cmd_buffer *);
  51. static int qeth_issue_next_read(struct qeth_card *);
  52. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  53. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  54. static void qeth_free_buffer_pool(struct qeth_card *);
  55. static int qeth_qdio_establish(struct qeth_card *);
  56. static inline void __qeth_fill_buffer_frag(struct sk_buff *skb,
  57. struct qdio_buffer *buffer, int is_tso,
  58. int *next_element_to_fill)
  59. {
  60. struct skb_frag_struct *frag;
  61. int fragno;
  62. unsigned long addr;
  63. int element, cnt, dlen;
  64. fragno = skb_shinfo(skb)->nr_frags;
  65. element = *next_element_to_fill;
  66. dlen = 0;
  67. if (is_tso)
  68. buffer->element[element].flags =
  69. SBAL_FLAGS_MIDDLE_FRAG;
  70. else
  71. buffer->element[element].flags =
  72. SBAL_FLAGS_FIRST_FRAG;
  73. dlen = skb->len - skb->data_len;
  74. if (dlen) {
  75. buffer->element[element].addr = skb->data;
  76. buffer->element[element].length = dlen;
  77. element++;
  78. }
  79. for (cnt = 0; cnt < fragno; cnt++) {
  80. frag = &skb_shinfo(skb)->frags[cnt];
  81. addr = (page_to_pfn(frag->page) << PAGE_SHIFT) +
  82. frag->page_offset;
  83. buffer->element[element].addr = (char *)addr;
  84. buffer->element[element].length = frag->size;
  85. if (cnt < (fragno - 1))
  86. buffer->element[element].flags =
  87. SBAL_FLAGS_MIDDLE_FRAG;
  88. else
  89. buffer->element[element].flags =
  90. SBAL_FLAGS_LAST_FRAG;
  91. element++;
  92. }
  93. *next_element_to_fill = element;
  94. }
  95. static inline const char *qeth_get_cardname(struct qeth_card *card)
  96. {
  97. if (card->info.guestlan) {
  98. switch (card->info.type) {
  99. case QETH_CARD_TYPE_OSAE:
  100. return " Guest LAN QDIO";
  101. case QETH_CARD_TYPE_IQD:
  102. return " Guest LAN Hiper";
  103. default:
  104. return " unknown";
  105. }
  106. } else {
  107. switch (card->info.type) {
  108. case QETH_CARD_TYPE_OSAE:
  109. return " OSD Express";
  110. case QETH_CARD_TYPE_IQD:
  111. return " HiperSockets";
  112. case QETH_CARD_TYPE_OSN:
  113. return " OSN QDIO";
  114. default:
  115. return " unknown";
  116. }
  117. }
  118. return " n/a";
  119. }
  120. /* max length to be returned: 14 */
  121. const char *qeth_get_cardname_short(struct qeth_card *card)
  122. {
  123. if (card->info.guestlan) {
  124. switch (card->info.type) {
  125. case QETH_CARD_TYPE_OSAE:
  126. return "GuestLAN QDIO";
  127. case QETH_CARD_TYPE_IQD:
  128. return "GuestLAN Hiper";
  129. default:
  130. return "unknown";
  131. }
  132. } else {
  133. switch (card->info.type) {
  134. case QETH_CARD_TYPE_OSAE:
  135. switch (card->info.link_type) {
  136. case QETH_LINK_TYPE_FAST_ETH:
  137. return "OSD_100";
  138. case QETH_LINK_TYPE_HSTR:
  139. return "HSTR";
  140. case QETH_LINK_TYPE_GBIT_ETH:
  141. return "OSD_1000";
  142. case QETH_LINK_TYPE_10GBIT_ETH:
  143. return "OSD_10GIG";
  144. case QETH_LINK_TYPE_LANE_ETH100:
  145. return "OSD_FE_LANE";
  146. case QETH_LINK_TYPE_LANE_TR:
  147. return "OSD_TR_LANE";
  148. case QETH_LINK_TYPE_LANE_ETH1000:
  149. return "OSD_GbE_LANE";
  150. case QETH_LINK_TYPE_LANE:
  151. return "OSD_ATM_LANE";
  152. default:
  153. return "OSD_Express";
  154. }
  155. case QETH_CARD_TYPE_IQD:
  156. return "HiperSockets";
  157. case QETH_CARD_TYPE_OSN:
  158. return "OSN";
  159. default:
  160. return "unknown";
  161. }
  162. }
  163. return "n/a";
  164. }
  165. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  166. int clear_start_mask)
  167. {
  168. unsigned long flags;
  169. spin_lock_irqsave(&card->thread_mask_lock, flags);
  170. card->thread_allowed_mask = threads;
  171. if (clear_start_mask)
  172. card->thread_start_mask &= threads;
  173. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  174. wake_up(&card->wait_q);
  175. }
  176. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  177. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  178. {
  179. unsigned long flags;
  180. int rc = 0;
  181. spin_lock_irqsave(&card->thread_mask_lock, flags);
  182. rc = (card->thread_running_mask & threads);
  183. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  184. return rc;
  185. }
  186. EXPORT_SYMBOL_GPL(qeth_threads_running);
  187. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  188. {
  189. return wait_event_interruptible(card->wait_q,
  190. qeth_threads_running(card, threads) == 0);
  191. }
  192. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  193. void qeth_clear_working_pool_list(struct qeth_card *card)
  194. {
  195. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  196. QETH_DBF_TEXT(TRACE, 5, "clwrklst");
  197. list_for_each_entry_safe(pool_entry, tmp,
  198. &card->qdio.in_buf_pool.entry_list, list){
  199. list_del(&pool_entry->list);
  200. }
  201. }
  202. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  203. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  204. {
  205. struct qeth_buffer_pool_entry *pool_entry;
  206. void *ptr;
  207. int i, j;
  208. QETH_DBF_TEXT(TRACE, 5, "alocpool");
  209. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  210. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  211. if (!pool_entry) {
  212. qeth_free_buffer_pool(card);
  213. return -ENOMEM;
  214. }
  215. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  216. ptr = (void *) __get_free_page(GFP_KERNEL);
  217. if (!ptr) {
  218. while (j > 0)
  219. free_page((unsigned long)
  220. pool_entry->elements[--j]);
  221. kfree(pool_entry);
  222. qeth_free_buffer_pool(card);
  223. return -ENOMEM;
  224. }
  225. pool_entry->elements[j] = ptr;
  226. }
  227. list_add(&pool_entry->init_list,
  228. &card->qdio.init_pool.entry_list);
  229. }
  230. return 0;
  231. }
  232. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  233. {
  234. QETH_DBF_TEXT(TRACE, 2, "realcbp");
  235. if ((card->state != CARD_STATE_DOWN) &&
  236. (card->state != CARD_STATE_RECOVER))
  237. return -EPERM;
  238. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  239. qeth_clear_working_pool_list(card);
  240. qeth_free_buffer_pool(card);
  241. card->qdio.in_buf_pool.buf_count = bufcnt;
  242. card->qdio.init_pool.buf_count = bufcnt;
  243. return qeth_alloc_buffer_pool(card);
  244. }
  245. int qeth_set_large_send(struct qeth_card *card,
  246. enum qeth_large_send_types type)
  247. {
  248. int rc = 0;
  249. if (card->dev == NULL) {
  250. card->options.large_send = type;
  251. return 0;
  252. }
  253. if (card->state == CARD_STATE_UP)
  254. netif_tx_disable(card->dev);
  255. card->options.large_send = type;
  256. switch (card->options.large_send) {
  257. case QETH_LARGE_SEND_EDDP:
  258. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  259. NETIF_F_HW_CSUM;
  260. break;
  261. case QETH_LARGE_SEND_TSO:
  262. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  263. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  264. NETIF_F_HW_CSUM;
  265. } else {
  266. PRINT_WARN("TSO not supported on %s. "
  267. "large_send set to 'no'.\n",
  268. card->dev->name);
  269. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  270. NETIF_F_HW_CSUM);
  271. card->options.large_send = QETH_LARGE_SEND_NO;
  272. rc = -EOPNOTSUPP;
  273. }
  274. break;
  275. default: /* includes QETH_LARGE_SEND_NO */
  276. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  277. NETIF_F_HW_CSUM);
  278. break;
  279. }
  280. if (card->state == CARD_STATE_UP)
  281. netif_wake_queue(card->dev);
  282. return rc;
  283. }
  284. EXPORT_SYMBOL_GPL(qeth_set_large_send);
  285. static int qeth_issue_next_read(struct qeth_card *card)
  286. {
  287. int rc;
  288. struct qeth_cmd_buffer *iob;
  289. QETH_DBF_TEXT(TRACE, 5, "issnxrd");
  290. if (card->read.state != CH_STATE_UP)
  291. return -EIO;
  292. iob = qeth_get_buffer(&card->read);
  293. if (!iob) {
  294. PRINT_WARN("issue_next_read failed: no iob available!\n");
  295. return -ENOMEM;
  296. }
  297. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  298. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  299. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  300. (addr_t) iob, 0, 0);
  301. if (rc) {
  302. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  303. atomic_set(&card->read.irq_pending, 0);
  304. qeth_schedule_recovery(card);
  305. wake_up(&card->wait_q);
  306. }
  307. return rc;
  308. }
  309. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  310. {
  311. struct qeth_reply *reply;
  312. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  313. if (reply) {
  314. atomic_set(&reply->refcnt, 1);
  315. atomic_set(&reply->received, 0);
  316. reply->card = card;
  317. };
  318. return reply;
  319. }
  320. static void qeth_get_reply(struct qeth_reply *reply)
  321. {
  322. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  323. atomic_inc(&reply->refcnt);
  324. }
  325. static void qeth_put_reply(struct qeth_reply *reply)
  326. {
  327. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  328. if (atomic_dec_and_test(&reply->refcnt))
  329. kfree(reply);
  330. }
  331. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  332. struct qeth_card *card)
  333. {
  334. char *ipa_name;
  335. int com = cmd->hdr.command;
  336. ipa_name = qeth_get_ipa_cmd_name(com);
  337. if (rc)
  338. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s returned x%X \"%s\"\n",
  339. ipa_name, com, QETH_CARD_IFNAME(card),
  340. rc, qeth_get_ipa_msg(rc));
  341. else
  342. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s succeeded\n",
  343. ipa_name, com, QETH_CARD_IFNAME(card));
  344. }
  345. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  346. struct qeth_cmd_buffer *iob)
  347. {
  348. struct qeth_ipa_cmd *cmd = NULL;
  349. QETH_DBF_TEXT(TRACE, 5, "chkipad");
  350. if (IS_IPA(iob->data)) {
  351. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  352. if (IS_IPA_REPLY(cmd)) {
  353. if (cmd->hdr.command < IPA_CMD_SETCCID ||
  354. cmd->hdr.command > IPA_CMD_MODCCID)
  355. qeth_issue_ipa_msg(cmd,
  356. cmd->hdr.return_code, card);
  357. return cmd;
  358. } else {
  359. switch (cmd->hdr.command) {
  360. case IPA_CMD_STOPLAN:
  361. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  362. "there is a network problem or "
  363. "someone pulled the cable or "
  364. "disabled the port.\n",
  365. QETH_CARD_IFNAME(card),
  366. card->info.chpid);
  367. card->lan_online = 0;
  368. if (card->dev && netif_carrier_ok(card->dev))
  369. netif_carrier_off(card->dev);
  370. return NULL;
  371. case IPA_CMD_STARTLAN:
  372. PRINT_INFO("Link reestablished on %s "
  373. "(CHPID 0x%X). Scheduling "
  374. "IP address reset.\n",
  375. QETH_CARD_IFNAME(card),
  376. card->info.chpid);
  377. netif_carrier_on(card->dev);
  378. card->lan_online = 1;
  379. qeth_schedule_recovery(card);
  380. return NULL;
  381. case IPA_CMD_MODCCID:
  382. return cmd;
  383. case IPA_CMD_REGISTER_LOCAL_ADDR:
  384. QETH_DBF_TEXT(TRACE, 3, "irla");
  385. break;
  386. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  387. QETH_DBF_TEXT(TRACE, 3, "urla");
  388. break;
  389. default:
  390. PRINT_WARN("Received data is IPA "
  391. "but not a reply!\n");
  392. break;
  393. }
  394. }
  395. }
  396. return cmd;
  397. }
  398. void qeth_clear_ipacmd_list(struct qeth_card *card)
  399. {
  400. struct qeth_reply *reply, *r;
  401. unsigned long flags;
  402. QETH_DBF_TEXT(TRACE, 4, "clipalst");
  403. spin_lock_irqsave(&card->lock, flags);
  404. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  405. qeth_get_reply(reply);
  406. reply->rc = -EIO;
  407. atomic_inc(&reply->received);
  408. list_del_init(&reply->list);
  409. wake_up(&reply->wait_q);
  410. qeth_put_reply(reply);
  411. }
  412. spin_unlock_irqrestore(&card->lock, flags);
  413. }
  414. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  415. static int qeth_check_idx_response(unsigned char *buffer)
  416. {
  417. if (!buffer)
  418. return 0;
  419. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  420. if ((buffer[2] & 0xc0) == 0xc0) {
  421. PRINT_WARN("received an IDX TERMINATE "
  422. "with cause code 0x%02x%s\n",
  423. buffer[4],
  424. ((buffer[4] == 0x22) ?
  425. " -- try another portname" : ""));
  426. QETH_DBF_TEXT(TRACE, 2, "ckidxres");
  427. QETH_DBF_TEXT(TRACE, 2, " idxterm");
  428. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  429. return -EIO;
  430. }
  431. return 0;
  432. }
  433. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  434. __u32 len)
  435. {
  436. struct qeth_card *card;
  437. QETH_DBF_TEXT(TRACE, 4, "setupccw");
  438. card = CARD_FROM_CDEV(channel->ccwdev);
  439. if (channel == &card->read)
  440. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  441. else
  442. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  443. channel->ccw.count = len;
  444. channel->ccw.cda = (__u32) __pa(iob);
  445. }
  446. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  447. {
  448. __u8 index;
  449. QETH_DBF_TEXT(TRACE, 6, "getbuff");
  450. index = channel->io_buf_no;
  451. do {
  452. if (channel->iob[index].state == BUF_STATE_FREE) {
  453. channel->iob[index].state = BUF_STATE_LOCKED;
  454. channel->io_buf_no = (channel->io_buf_no + 1) %
  455. QETH_CMD_BUFFER_NO;
  456. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  457. return channel->iob + index;
  458. }
  459. index = (index + 1) % QETH_CMD_BUFFER_NO;
  460. } while (index != channel->io_buf_no);
  461. return NULL;
  462. }
  463. void qeth_release_buffer(struct qeth_channel *channel,
  464. struct qeth_cmd_buffer *iob)
  465. {
  466. unsigned long flags;
  467. QETH_DBF_TEXT(TRACE, 6, "relbuff");
  468. spin_lock_irqsave(&channel->iob_lock, flags);
  469. memset(iob->data, 0, QETH_BUFSIZE);
  470. iob->state = BUF_STATE_FREE;
  471. iob->callback = qeth_send_control_data_cb;
  472. iob->rc = 0;
  473. spin_unlock_irqrestore(&channel->iob_lock, flags);
  474. }
  475. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  476. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  477. {
  478. struct qeth_cmd_buffer *buffer = NULL;
  479. unsigned long flags;
  480. spin_lock_irqsave(&channel->iob_lock, flags);
  481. buffer = __qeth_get_buffer(channel);
  482. spin_unlock_irqrestore(&channel->iob_lock, flags);
  483. return buffer;
  484. }
  485. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  486. {
  487. struct qeth_cmd_buffer *buffer;
  488. wait_event(channel->wait_q,
  489. ((buffer = qeth_get_buffer(channel)) != NULL));
  490. return buffer;
  491. }
  492. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  493. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  494. {
  495. int cnt;
  496. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  497. qeth_release_buffer(channel, &channel->iob[cnt]);
  498. channel->buf_no = 0;
  499. channel->io_buf_no = 0;
  500. }
  501. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  502. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  503. struct qeth_cmd_buffer *iob)
  504. {
  505. struct qeth_card *card;
  506. struct qeth_reply *reply, *r;
  507. struct qeth_ipa_cmd *cmd;
  508. unsigned long flags;
  509. int keep_reply;
  510. QETH_DBF_TEXT(TRACE, 4, "sndctlcb");
  511. card = CARD_FROM_CDEV(channel->ccwdev);
  512. if (qeth_check_idx_response(iob->data)) {
  513. qeth_clear_ipacmd_list(card);
  514. qeth_schedule_recovery(card);
  515. goto out;
  516. }
  517. cmd = qeth_check_ipa_data(card, iob);
  518. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  519. goto out;
  520. /*in case of OSN : check if cmd is set */
  521. if (card->info.type == QETH_CARD_TYPE_OSN &&
  522. cmd &&
  523. cmd->hdr.command != IPA_CMD_STARTLAN &&
  524. card->osn_info.assist_cb != NULL) {
  525. card->osn_info.assist_cb(card->dev, cmd);
  526. goto out;
  527. }
  528. spin_lock_irqsave(&card->lock, flags);
  529. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  530. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  531. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  532. qeth_get_reply(reply);
  533. list_del_init(&reply->list);
  534. spin_unlock_irqrestore(&card->lock, flags);
  535. keep_reply = 0;
  536. if (reply->callback != NULL) {
  537. if (cmd) {
  538. reply->offset = (__u16)((char *)cmd -
  539. (char *)iob->data);
  540. keep_reply = reply->callback(card,
  541. reply,
  542. (unsigned long)cmd);
  543. } else
  544. keep_reply = reply->callback(card,
  545. reply,
  546. (unsigned long)iob);
  547. }
  548. if (cmd)
  549. reply->rc = (u16) cmd->hdr.return_code;
  550. else if (iob->rc)
  551. reply->rc = iob->rc;
  552. if (keep_reply) {
  553. spin_lock_irqsave(&card->lock, flags);
  554. list_add_tail(&reply->list,
  555. &card->cmd_waiter_list);
  556. spin_unlock_irqrestore(&card->lock, flags);
  557. } else {
  558. atomic_inc(&reply->received);
  559. wake_up(&reply->wait_q);
  560. }
  561. qeth_put_reply(reply);
  562. goto out;
  563. }
  564. }
  565. spin_unlock_irqrestore(&card->lock, flags);
  566. out:
  567. memcpy(&card->seqno.pdu_hdr_ack,
  568. QETH_PDU_HEADER_SEQ_NO(iob->data),
  569. QETH_SEQ_NO_LENGTH);
  570. qeth_release_buffer(channel, iob);
  571. }
  572. static int qeth_setup_channel(struct qeth_channel *channel)
  573. {
  574. int cnt;
  575. QETH_DBF_TEXT(SETUP, 2, "setupch");
  576. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  577. channel->iob[cnt].data = (char *)
  578. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  579. if (channel->iob[cnt].data == NULL)
  580. break;
  581. channel->iob[cnt].state = BUF_STATE_FREE;
  582. channel->iob[cnt].channel = channel;
  583. channel->iob[cnt].callback = qeth_send_control_data_cb;
  584. channel->iob[cnt].rc = 0;
  585. }
  586. if (cnt < QETH_CMD_BUFFER_NO) {
  587. while (cnt-- > 0)
  588. kfree(channel->iob[cnt].data);
  589. return -ENOMEM;
  590. }
  591. channel->buf_no = 0;
  592. channel->io_buf_no = 0;
  593. atomic_set(&channel->irq_pending, 0);
  594. spin_lock_init(&channel->iob_lock);
  595. init_waitqueue_head(&channel->wait_q);
  596. return 0;
  597. }
  598. static int qeth_set_thread_start_bit(struct qeth_card *card,
  599. unsigned long thread)
  600. {
  601. unsigned long flags;
  602. spin_lock_irqsave(&card->thread_mask_lock, flags);
  603. if (!(card->thread_allowed_mask & thread) ||
  604. (card->thread_start_mask & thread)) {
  605. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  606. return -EPERM;
  607. }
  608. card->thread_start_mask |= thread;
  609. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  610. return 0;
  611. }
  612. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  613. {
  614. unsigned long flags;
  615. spin_lock_irqsave(&card->thread_mask_lock, flags);
  616. card->thread_start_mask &= ~thread;
  617. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  618. wake_up(&card->wait_q);
  619. }
  620. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  621. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  622. {
  623. unsigned long flags;
  624. spin_lock_irqsave(&card->thread_mask_lock, flags);
  625. card->thread_running_mask &= ~thread;
  626. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  627. wake_up(&card->wait_q);
  628. }
  629. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  630. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  631. {
  632. unsigned long flags;
  633. int rc = 0;
  634. spin_lock_irqsave(&card->thread_mask_lock, flags);
  635. if (card->thread_start_mask & thread) {
  636. if ((card->thread_allowed_mask & thread) &&
  637. !(card->thread_running_mask & thread)) {
  638. rc = 1;
  639. card->thread_start_mask &= ~thread;
  640. card->thread_running_mask |= thread;
  641. } else
  642. rc = -EPERM;
  643. }
  644. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  645. return rc;
  646. }
  647. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  648. {
  649. int rc = 0;
  650. wait_event(card->wait_q,
  651. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  652. return rc;
  653. }
  654. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  655. void qeth_schedule_recovery(struct qeth_card *card)
  656. {
  657. QETH_DBF_TEXT(TRACE, 2, "startrec");
  658. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  659. schedule_work(&card->kernel_thread_starter);
  660. }
  661. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  662. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  663. {
  664. int dstat, cstat;
  665. char *sense;
  666. sense = (char *) irb->ecw;
  667. cstat = irb->scsw.cstat;
  668. dstat = irb->scsw.dstat;
  669. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  670. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  671. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  672. QETH_DBF_TEXT(TRACE, 2, "CGENCHK");
  673. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  674. cdev->dev.bus_id, dstat, cstat);
  675. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  676. 16, 1, irb, 64, 1);
  677. return 1;
  678. }
  679. if (dstat & DEV_STAT_UNIT_CHECK) {
  680. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  681. SENSE_RESETTING_EVENT_FLAG) {
  682. QETH_DBF_TEXT(TRACE, 2, "REVIND");
  683. return 1;
  684. }
  685. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  686. SENSE_COMMAND_REJECT_FLAG) {
  687. QETH_DBF_TEXT(TRACE, 2, "CMDREJi");
  688. return 0;
  689. }
  690. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  691. QETH_DBF_TEXT(TRACE, 2, "AFFE");
  692. return 1;
  693. }
  694. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  695. QETH_DBF_TEXT(TRACE, 2, "ZEROSEN");
  696. return 0;
  697. }
  698. QETH_DBF_TEXT(TRACE, 2, "DGENCHK");
  699. return 1;
  700. }
  701. return 0;
  702. }
  703. static long __qeth_check_irb_error(struct ccw_device *cdev,
  704. unsigned long intparm, struct irb *irb)
  705. {
  706. if (!IS_ERR(irb))
  707. return 0;
  708. switch (PTR_ERR(irb)) {
  709. case -EIO:
  710. PRINT_WARN("i/o-error on device %s\n", cdev->dev.bus_id);
  711. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  712. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  713. break;
  714. case -ETIMEDOUT:
  715. PRINT_WARN("timeout on device %s\n", cdev->dev.bus_id);
  716. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  717. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -ETIMEDOUT);
  718. if (intparm == QETH_RCD_PARM) {
  719. struct qeth_card *card = CARD_FROM_CDEV(cdev);
  720. if (card && (card->data.ccwdev == cdev)) {
  721. card->data.state = CH_STATE_DOWN;
  722. wake_up(&card->wait_q);
  723. }
  724. }
  725. break;
  726. default:
  727. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  728. cdev->dev.bus_id);
  729. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  730. QETH_DBF_TEXT(TRACE, 2, " rc???");
  731. }
  732. return PTR_ERR(irb);
  733. }
  734. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  735. struct irb *irb)
  736. {
  737. int rc;
  738. int cstat, dstat;
  739. struct qeth_cmd_buffer *buffer;
  740. struct qeth_channel *channel;
  741. struct qeth_card *card;
  742. struct qeth_cmd_buffer *iob;
  743. __u8 index;
  744. QETH_DBF_TEXT(TRACE, 5, "irq");
  745. if (__qeth_check_irb_error(cdev, intparm, irb))
  746. return;
  747. cstat = irb->scsw.cstat;
  748. dstat = irb->scsw.dstat;
  749. card = CARD_FROM_CDEV(cdev);
  750. if (!card)
  751. return;
  752. if (card->read.ccwdev == cdev) {
  753. channel = &card->read;
  754. QETH_DBF_TEXT(TRACE, 5, "read");
  755. } else if (card->write.ccwdev == cdev) {
  756. channel = &card->write;
  757. QETH_DBF_TEXT(TRACE, 5, "write");
  758. } else {
  759. channel = &card->data;
  760. QETH_DBF_TEXT(TRACE, 5, "data");
  761. }
  762. atomic_set(&channel->irq_pending, 0);
  763. if (irb->scsw.fctl & (SCSW_FCTL_CLEAR_FUNC))
  764. channel->state = CH_STATE_STOPPED;
  765. if (irb->scsw.fctl & (SCSW_FCTL_HALT_FUNC))
  766. channel->state = CH_STATE_HALTED;
  767. /*let's wake up immediately on data channel*/
  768. if ((channel == &card->data) && (intparm != 0) &&
  769. (intparm != QETH_RCD_PARM))
  770. goto out;
  771. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  772. QETH_DBF_TEXT(TRACE, 6, "clrchpar");
  773. /* we don't have to handle this further */
  774. intparm = 0;
  775. }
  776. if (intparm == QETH_HALT_CHANNEL_PARM) {
  777. QETH_DBF_TEXT(TRACE, 6, "hltchpar");
  778. /* we don't have to handle this further */
  779. intparm = 0;
  780. }
  781. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  782. (dstat & DEV_STAT_UNIT_CHECK) ||
  783. (cstat)) {
  784. if (irb->esw.esw0.erw.cons) {
  785. /* TODO: we should make this s390dbf */
  786. PRINT_WARN("sense data available on channel %s.\n",
  787. CHANNEL_ID(channel));
  788. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  789. print_hex_dump(KERN_WARNING, "qeth: irb ",
  790. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  791. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  792. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  793. }
  794. if (intparm == QETH_RCD_PARM) {
  795. channel->state = CH_STATE_DOWN;
  796. goto out;
  797. }
  798. rc = qeth_get_problem(cdev, irb);
  799. if (rc) {
  800. qeth_schedule_recovery(card);
  801. goto out;
  802. }
  803. }
  804. if (intparm == QETH_RCD_PARM) {
  805. channel->state = CH_STATE_RCD_DONE;
  806. goto out;
  807. }
  808. if (intparm) {
  809. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  810. buffer->state = BUF_STATE_PROCESSED;
  811. }
  812. if (channel == &card->data)
  813. return;
  814. if (channel == &card->read &&
  815. channel->state == CH_STATE_UP)
  816. qeth_issue_next_read(card);
  817. iob = channel->iob;
  818. index = channel->buf_no;
  819. while (iob[index].state == BUF_STATE_PROCESSED) {
  820. if (iob[index].callback != NULL)
  821. iob[index].callback(channel, iob + index);
  822. index = (index + 1) % QETH_CMD_BUFFER_NO;
  823. }
  824. channel->buf_no = index;
  825. out:
  826. wake_up(&card->wait_q);
  827. return;
  828. }
  829. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  830. struct qeth_qdio_out_buffer *buf)
  831. {
  832. int i;
  833. struct sk_buff *skb;
  834. /* is PCI flag set on buffer? */
  835. if (buf->buffer->element[0].flags & 0x40)
  836. atomic_dec(&queue->set_pci_flags_count);
  837. skb = skb_dequeue(&buf->skb_list);
  838. while (skb) {
  839. atomic_dec(&skb->users);
  840. dev_kfree_skb_any(skb);
  841. skb = skb_dequeue(&buf->skb_list);
  842. }
  843. qeth_eddp_buf_release_contexts(buf);
  844. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  845. buf->buffer->element[i].length = 0;
  846. buf->buffer->element[i].addr = NULL;
  847. buf->buffer->element[i].flags = 0;
  848. }
  849. buf->next_element_to_fill = 0;
  850. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  851. }
  852. void qeth_clear_qdio_buffers(struct qeth_card *card)
  853. {
  854. int i, j;
  855. QETH_DBF_TEXT(TRACE, 2, "clearqdbf");
  856. /* clear outbound buffers to free skbs */
  857. for (i = 0; i < card->qdio.no_out_queues; ++i)
  858. if (card->qdio.out_qs[i]) {
  859. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  860. qeth_clear_output_buffer(card->qdio.out_qs[i],
  861. &card->qdio.out_qs[i]->bufs[j]);
  862. }
  863. }
  864. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  865. static void qeth_free_buffer_pool(struct qeth_card *card)
  866. {
  867. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  868. int i = 0;
  869. QETH_DBF_TEXT(TRACE, 5, "freepool");
  870. list_for_each_entry_safe(pool_entry, tmp,
  871. &card->qdio.init_pool.entry_list, init_list){
  872. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  873. free_page((unsigned long)pool_entry->elements[i]);
  874. list_del(&pool_entry->init_list);
  875. kfree(pool_entry);
  876. }
  877. }
  878. static void qeth_free_qdio_buffers(struct qeth_card *card)
  879. {
  880. int i, j;
  881. QETH_DBF_TEXT(TRACE, 2, "freeqdbf");
  882. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  883. QETH_QDIO_UNINITIALIZED)
  884. return;
  885. kfree(card->qdio.in_q);
  886. card->qdio.in_q = NULL;
  887. /* inbound buffer pool */
  888. qeth_free_buffer_pool(card);
  889. /* free outbound qdio_qs */
  890. if (card->qdio.out_qs) {
  891. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  892. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  893. qeth_clear_output_buffer(card->qdio.out_qs[i],
  894. &card->qdio.out_qs[i]->bufs[j]);
  895. kfree(card->qdio.out_qs[i]);
  896. }
  897. kfree(card->qdio.out_qs);
  898. card->qdio.out_qs = NULL;
  899. }
  900. }
  901. static void qeth_clean_channel(struct qeth_channel *channel)
  902. {
  903. int cnt;
  904. QETH_DBF_TEXT(SETUP, 2, "freech");
  905. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  906. kfree(channel->iob[cnt].data);
  907. }
  908. static int qeth_is_1920_device(struct qeth_card *card)
  909. {
  910. int single_queue = 0;
  911. struct ccw_device *ccwdev;
  912. struct channelPath_dsc {
  913. u8 flags;
  914. u8 lsn;
  915. u8 desc;
  916. u8 chpid;
  917. u8 swla;
  918. u8 zeroes;
  919. u8 chla;
  920. u8 chpp;
  921. } *chp_dsc;
  922. QETH_DBF_TEXT(SETUP, 2, "chk_1920");
  923. ccwdev = card->data.ccwdev;
  924. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  925. if (chp_dsc != NULL) {
  926. /* CHPP field bit 6 == 1 -> single queue */
  927. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  928. kfree(chp_dsc);
  929. }
  930. QETH_DBF_TEXT_(SETUP, 2, "rc:%x", single_queue);
  931. return single_queue;
  932. }
  933. static void qeth_init_qdio_info(struct qeth_card *card)
  934. {
  935. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  936. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  937. /* inbound */
  938. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  939. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  940. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  941. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  942. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  943. }
  944. static void qeth_set_intial_options(struct qeth_card *card)
  945. {
  946. card->options.route4.type = NO_ROUTER;
  947. card->options.route6.type = NO_ROUTER;
  948. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  949. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  950. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  951. card->options.fake_broadcast = 0;
  952. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  953. card->options.fake_ll = 0;
  954. card->options.performance_stats = 0;
  955. card->options.rx_sg_cb = QETH_RX_SG_CB;
  956. }
  957. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  958. {
  959. unsigned long flags;
  960. int rc = 0;
  961. spin_lock_irqsave(&card->thread_mask_lock, flags);
  962. QETH_DBF_TEXT_(TRACE, 4, " %02x%02x%02x",
  963. (u8) card->thread_start_mask,
  964. (u8) card->thread_allowed_mask,
  965. (u8) card->thread_running_mask);
  966. rc = (card->thread_start_mask & thread);
  967. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  968. return rc;
  969. }
  970. static void qeth_start_kernel_thread(struct work_struct *work)
  971. {
  972. struct qeth_card *card = container_of(work, struct qeth_card,
  973. kernel_thread_starter);
  974. QETH_DBF_TEXT(TRACE , 2, "strthrd");
  975. if (card->read.state != CH_STATE_UP &&
  976. card->write.state != CH_STATE_UP)
  977. return;
  978. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  979. kthread_run(card->discipline.recover, (void *) card,
  980. "qeth_recover");
  981. }
  982. static int qeth_setup_card(struct qeth_card *card)
  983. {
  984. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  985. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  986. card->read.state = CH_STATE_DOWN;
  987. card->write.state = CH_STATE_DOWN;
  988. card->data.state = CH_STATE_DOWN;
  989. card->state = CARD_STATE_DOWN;
  990. card->lan_online = 0;
  991. card->use_hard_stop = 0;
  992. card->dev = NULL;
  993. spin_lock_init(&card->vlanlock);
  994. spin_lock_init(&card->mclock);
  995. card->vlangrp = NULL;
  996. spin_lock_init(&card->lock);
  997. spin_lock_init(&card->ip_lock);
  998. spin_lock_init(&card->thread_mask_lock);
  999. card->thread_start_mask = 0;
  1000. card->thread_allowed_mask = 0;
  1001. card->thread_running_mask = 0;
  1002. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1003. INIT_LIST_HEAD(&card->ip_list);
  1004. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  1005. if (!card->ip_tbd_list) {
  1006. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1007. return -ENOMEM;
  1008. }
  1009. INIT_LIST_HEAD(card->ip_tbd_list);
  1010. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1011. init_waitqueue_head(&card->wait_q);
  1012. /* intial options */
  1013. qeth_set_intial_options(card);
  1014. /* IP address takeover */
  1015. INIT_LIST_HEAD(&card->ipato.entries);
  1016. card->ipato.enabled = 0;
  1017. card->ipato.invert4 = 0;
  1018. card->ipato.invert6 = 0;
  1019. /* init QDIO stuff */
  1020. qeth_init_qdio_info(card);
  1021. return 0;
  1022. }
  1023. static struct qeth_card *qeth_alloc_card(void)
  1024. {
  1025. struct qeth_card *card;
  1026. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1027. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1028. if (!card)
  1029. return NULL;
  1030. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1031. if (qeth_setup_channel(&card->read)) {
  1032. kfree(card);
  1033. return NULL;
  1034. }
  1035. if (qeth_setup_channel(&card->write)) {
  1036. qeth_clean_channel(&card->read);
  1037. kfree(card);
  1038. return NULL;
  1039. }
  1040. card->options.layer2 = -1;
  1041. return card;
  1042. }
  1043. static int qeth_determine_card_type(struct qeth_card *card)
  1044. {
  1045. int i = 0;
  1046. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1047. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1048. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1049. while (known_devices[i][4]) {
  1050. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1051. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1052. card->info.type = known_devices[i][4];
  1053. card->qdio.no_out_queues = known_devices[i][8];
  1054. card->info.is_multicast_different = known_devices[i][9];
  1055. if (qeth_is_1920_device(card)) {
  1056. PRINT_INFO("Priority Queueing not able "
  1057. "due to hardware limitations!\n");
  1058. card->qdio.no_out_queues = 1;
  1059. card->qdio.default_out_queue = 0;
  1060. }
  1061. return 0;
  1062. }
  1063. i++;
  1064. }
  1065. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1066. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1067. return -ENOENT;
  1068. }
  1069. static int qeth_clear_channel(struct qeth_channel *channel)
  1070. {
  1071. unsigned long flags;
  1072. struct qeth_card *card;
  1073. int rc;
  1074. QETH_DBF_TEXT(TRACE, 3, "clearch");
  1075. card = CARD_FROM_CDEV(channel->ccwdev);
  1076. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1077. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1078. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1079. if (rc)
  1080. return rc;
  1081. rc = wait_event_interruptible_timeout(card->wait_q,
  1082. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1083. if (rc == -ERESTARTSYS)
  1084. return rc;
  1085. if (channel->state != CH_STATE_STOPPED)
  1086. return -ETIME;
  1087. channel->state = CH_STATE_DOWN;
  1088. return 0;
  1089. }
  1090. static int qeth_halt_channel(struct qeth_channel *channel)
  1091. {
  1092. unsigned long flags;
  1093. struct qeth_card *card;
  1094. int rc;
  1095. QETH_DBF_TEXT(TRACE, 3, "haltch");
  1096. card = CARD_FROM_CDEV(channel->ccwdev);
  1097. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1098. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1099. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1100. if (rc)
  1101. return rc;
  1102. rc = wait_event_interruptible_timeout(card->wait_q,
  1103. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1104. if (rc == -ERESTARTSYS)
  1105. return rc;
  1106. if (channel->state != CH_STATE_HALTED)
  1107. return -ETIME;
  1108. return 0;
  1109. }
  1110. static int qeth_halt_channels(struct qeth_card *card)
  1111. {
  1112. int rc1 = 0, rc2 = 0, rc3 = 0;
  1113. QETH_DBF_TEXT(TRACE, 3, "haltchs");
  1114. rc1 = qeth_halt_channel(&card->read);
  1115. rc2 = qeth_halt_channel(&card->write);
  1116. rc3 = qeth_halt_channel(&card->data);
  1117. if (rc1)
  1118. return rc1;
  1119. if (rc2)
  1120. return rc2;
  1121. return rc3;
  1122. }
  1123. static int qeth_clear_channels(struct qeth_card *card)
  1124. {
  1125. int rc1 = 0, rc2 = 0, rc3 = 0;
  1126. QETH_DBF_TEXT(TRACE, 3, "clearchs");
  1127. rc1 = qeth_clear_channel(&card->read);
  1128. rc2 = qeth_clear_channel(&card->write);
  1129. rc3 = qeth_clear_channel(&card->data);
  1130. if (rc1)
  1131. return rc1;
  1132. if (rc2)
  1133. return rc2;
  1134. return rc3;
  1135. }
  1136. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1137. {
  1138. int rc = 0;
  1139. QETH_DBF_TEXT(TRACE, 3, "clhacrd");
  1140. QETH_DBF_HEX(TRACE, 3, &card, sizeof(void *));
  1141. if (halt)
  1142. rc = qeth_halt_channels(card);
  1143. if (rc)
  1144. return rc;
  1145. return qeth_clear_channels(card);
  1146. }
  1147. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1148. {
  1149. int rc = 0;
  1150. QETH_DBF_TEXT(TRACE, 3, "qdioclr");
  1151. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1152. QETH_QDIO_CLEANING)) {
  1153. case QETH_QDIO_ESTABLISHED:
  1154. if (card->info.type == QETH_CARD_TYPE_IQD)
  1155. rc = qdio_cleanup(CARD_DDEV(card),
  1156. QDIO_FLAG_CLEANUP_USING_HALT);
  1157. else
  1158. rc = qdio_cleanup(CARD_DDEV(card),
  1159. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1160. if (rc)
  1161. QETH_DBF_TEXT_(TRACE, 3, "1err%d", rc);
  1162. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1163. break;
  1164. case QETH_QDIO_CLEANING:
  1165. return rc;
  1166. default:
  1167. break;
  1168. }
  1169. rc = qeth_clear_halt_card(card, use_halt);
  1170. if (rc)
  1171. QETH_DBF_TEXT_(TRACE, 3, "2err%d", rc);
  1172. card->state = CARD_STATE_DOWN;
  1173. return rc;
  1174. }
  1175. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1176. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1177. int *length)
  1178. {
  1179. struct ciw *ciw;
  1180. char *rcd_buf;
  1181. int ret;
  1182. struct qeth_channel *channel = &card->data;
  1183. unsigned long flags;
  1184. /*
  1185. * scan for RCD command in extended SenseID data
  1186. */
  1187. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1188. if (!ciw || ciw->cmd == 0)
  1189. return -EOPNOTSUPP;
  1190. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1191. if (!rcd_buf)
  1192. return -ENOMEM;
  1193. channel->ccw.cmd_code = ciw->cmd;
  1194. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1195. channel->ccw.count = ciw->count;
  1196. channel->ccw.flags = CCW_FLAG_SLI;
  1197. channel->state = CH_STATE_RCD;
  1198. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1199. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1200. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1201. QETH_RCD_TIMEOUT);
  1202. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1203. if (!ret)
  1204. wait_event(card->wait_q,
  1205. (channel->state == CH_STATE_RCD_DONE ||
  1206. channel->state == CH_STATE_DOWN));
  1207. if (channel->state == CH_STATE_DOWN)
  1208. ret = -EIO;
  1209. else
  1210. channel->state = CH_STATE_DOWN;
  1211. if (ret) {
  1212. kfree(rcd_buf);
  1213. *buffer = NULL;
  1214. *length = 0;
  1215. } else {
  1216. *length = ciw->count;
  1217. *buffer = rcd_buf;
  1218. }
  1219. return ret;
  1220. }
  1221. static int qeth_get_unitaddr(struct qeth_card *card)
  1222. {
  1223. int length;
  1224. char *prcd;
  1225. int rc;
  1226. QETH_DBF_TEXT(SETUP, 2, "getunit");
  1227. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  1228. if (rc) {
  1229. PRINT_ERR("qeth_read_conf_data for device %s returned %i\n",
  1230. CARD_DDEV_ID(card), rc);
  1231. return rc;
  1232. }
  1233. card->info.chpid = prcd[30];
  1234. card->info.unit_addr2 = prcd[31];
  1235. card->info.cula = prcd[63];
  1236. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1237. (prcd[0x11] == _ascebc['M']));
  1238. kfree(prcd);
  1239. return 0;
  1240. }
  1241. static void qeth_init_tokens(struct qeth_card *card)
  1242. {
  1243. card->token.issuer_rm_w = 0x00010103UL;
  1244. card->token.cm_filter_w = 0x00010108UL;
  1245. card->token.cm_connection_w = 0x0001010aUL;
  1246. card->token.ulp_filter_w = 0x0001010bUL;
  1247. card->token.ulp_connection_w = 0x0001010dUL;
  1248. }
  1249. static void qeth_init_func_level(struct qeth_card *card)
  1250. {
  1251. if (card->ipato.enabled) {
  1252. if (card->info.type == QETH_CARD_TYPE_IQD)
  1253. card->info.func_level =
  1254. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  1255. else
  1256. card->info.func_level =
  1257. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  1258. } else {
  1259. if (card->info.type == QETH_CARD_TYPE_IQD)
  1260. /*FIXME:why do we have same values for dis and ena for
  1261. osae??? */
  1262. card->info.func_level =
  1263. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  1264. else
  1265. card->info.func_level =
  1266. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  1267. }
  1268. }
  1269. static inline __u16 qeth_raw_devno_from_bus_id(char *id)
  1270. {
  1271. id += (strlen(id) - 4);
  1272. return (__u16) simple_strtoul(id, &id, 16);
  1273. }
  1274. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1275. void (*idx_reply_cb)(struct qeth_channel *,
  1276. struct qeth_cmd_buffer *))
  1277. {
  1278. struct qeth_cmd_buffer *iob;
  1279. unsigned long flags;
  1280. int rc;
  1281. struct qeth_card *card;
  1282. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1283. card = CARD_FROM_CDEV(channel->ccwdev);
  1284. iob = qeth_get_buffer(channel);
  1285. iob->callback = idx_reply_cb;
  1286. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1287. channel->ccw.count = QETH_BUFSIZE;
  1288. channel->ccw.cda = (__u32) __pa(iob->data);
  1289. wait_event(card->wait_q,
  1290. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1291. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1292. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1293. rc = ccw_device_start(channel->ccwdev,
  1294. &channel->ccw, (addr_t) iob, 0, 0);
  1295. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1296. if (rc) {
  1297. PRINT_ERR("Error2 in activating channel rc=%d\n", rc);
  1298. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1299. atomic_set(&channel->irq_pending, 0);
  1300. wake_up(&card->wait_q);
  1301. return rc;
  1302. }
  1303. rc = wait_event_interruptible_timeout(card->wait_q,
  1304. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1305. if (rc == -ERESTARTSYS)
  1306. return rc;
  1307. if (channel->state != CH_STATE_UP) {
  1308. rc = -ETIME;
  1309. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1310. qeth_clear_cmd_buffers(channel);
  1311. } else
  1312. rc = 0;
  1313. return rc;
  1314. }
  1315. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1316. void (*idx_reply_cb)(struct qeth_channel *,
  1317. struct qeth_cmd_buffer *))
  1318. {
  1319. struct qeth_card *card;
  1320. struct qeth_cmd_buffer *iob;
  1321. unsigned long flags;
  1322. __u16 temp;
  1323. __u8 tmp;
  1324. int rc;
  1325. card = CARD_FROM_CDEV(channel->ccwdev);
  1326. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1327. iob = qeth_get_buffer(channel);
  1328. iob->callback = idx_reply_cb;
  1329. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1330. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1331. channel->ccw.cda = (__u32) __pa(iob->data);
  1332. if (channel == &card->write) {
  1333. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1334. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1335. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1336. card->seqno.trans_hdr++;
  1337. } else {
  1338. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1339. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1340. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1341. }
  1342. tmp = ((__u8)card->info.portno) | 0x80;
  1343. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1344. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1345. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1346. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1347. &card->info.func_level, sizeof(__u16));
  1348. temp = qeth_raw_devno_from_bus_id(CARD_DDEV_ID(card));
  1349. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp, 2);
  1350. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1351. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1352. wait_event(card->wait_q,
  1353. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1354. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1355. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1356. rc = ccw_device_start(channel->ccwdev,
  1357. &channel->ccw, (addr_t) iob, 0, 0);
  1358. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1359. if (rc) {
  1360. PRINT_ERR("Error1 in activating channel. rc=%d\n", rc);
  1361. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1362. atomic_set(&channel->irq_pending, 0);
  1363. wake_up(&card->wait_q);
  1364. return rc;
  1365. }
  1366. rc = wait_event_interruptible_timeout(card->wait_q,
  1367. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1368. if (rc == -ERESTARTSYS)
  1369. return rc;
  1370. if (channel->state != CH_STATE_ACTIVATING) {
  1371. PRINT_WARN("IDX activate timed out!\n");
  1372. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1373. qeth_clear_cmd_buffers(channel);
  1374. return -ETIME;
  1375. }
  1376. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1377. }
  1378. static int qeth_peer_func_level(int level)
  1379. {
  1380. if ((level & 0xff) == 8)
  1381. return (level & 0xff) + 0x400;
  1382. if (((level >> 8) & 3) == 1)
  1383. return (level & 0xff) + 0x200;
  1384. return level;
  1385. }
  1386. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1387. struct qeth_cmd_buffer *iob)
  1388. {
  1389. struct qeth_card *card;
  1390. __u16 temp;
  1391. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1392. if (channel->state == CH_STATE_DOWN) {
  1393. channel->state = CH_STATE_ACTIVATING;
  1394. goto out;
  1395. }
  1396. card = CARD_FROM_CDEV(channel->ccwdev);
  1397. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1398. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1399. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1400. "adapter exclusively used by another host\n",
  1401. CARD_WDEV_ID(card));
  1402. else
  1403. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1404. "negative reply\n", CARD_WDEV_ID(card));
  1405. goto out;
  1406. }
  1407. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1408. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1409. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1410. "function level mismatch "
  1411. "(sent: 0x%x, received: 0x%x)\n",
  1412. CARD_WDEV_ID(card), card->info.func_level, temp);
  1413. goto out;
  1414. }
  1415. channel->state = CH_STATE_UP;
  1416. out:
  1417. qeth_release_buffer(channel, iob);
  1418. }
  1419. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1420. struct qeth_cmd_buffer *iob)
  1421. {
  1422. struct qeth_card *card;
  1423. __u16 temp;
  1424. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1425. if (channel->state == CH_STATE_DOWN) {
  1426. channel->state = CH_STATE_ACTIVATING;
  1427. goto out;
  1428. }
  1429. card = CARD_FROM_CDEV(channel->ccwdev);
  1430. if (qeth_check_idx_response(iob->data))
  1431. goto out;
  1432. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1433. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1434. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1435. "adapter exclusively used by another host\n",
  1436. CARD_RDEV_ID(card));
  1437. else
  1438. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1439. "negative reply\n", CARD_RDEV_ID(card));
  1440. goto out;
  1441. }
  1442. /**
  1443. * temporary fix for microcode bug
  1444. * to revert it,replace OR by AND
  1445. */
  1446. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1447. (card->info.type == QETH_CARD_TYPE_OSAE))
  1448. card->info.portname_required = 1;
  1449. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1450. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1451. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1452. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1453. CARD_RDEV_ID(card), card->info.func_level, temp);
  1454. goto out;
  1455. }
  1456. memcpy(&card->token.issuer_rm_r,
  1457. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1458. QETH_MPC_TOKEN_LENGTH);
  1459. memcpy(&card->info.mcl_level[0],
  1460. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1461. channel->state = CH_STATE_UP;
  1462. out:
  1463. qeth_release_buffer(channel, iob);
  1464. }
  1465. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1466. struct qeth_cmd_buffer *iob)
  1467. {
  1468. qeth_setup_ccw(&card->write, iob->data, len);
  1469. iob->callback = qeth_release_buffer;
  1470. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1471. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1472. card->seqno.trans_hdr++;
  1473. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1474. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1475. card->seqno.pdu_hdr++;
  1476. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1477. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1478. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1479. }
  1480. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1481. int qeth_send_control_data(struct qeth_card *card, int len,
  1482. struct qeth_cmd_buffer *iob,
  1483. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1484. unsigned long),
  1485. void *reply_param)
  1486. {
  1487. int rc;
  1488. unsigned long flags;
  1489. struct qeth_reply *reply = NULL;
  1490. unsigned long timeout;
  1491. QETH_DBF_TEXT(TRACE, 2, "sendctl");
  1492. reply = qeth_alloc_reply(card);
  1493. if (!reply) {
  1494. PRINT_WARN("Could not alloc qeth_reply!\n");
  1495. return -ENOMEM;
  1496. }
  1497. reply->callback = reply_cb;
  1498. reply->param = reply_param;
  1499. if (card->state == CARD_STATE_DOWN)
  1500. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1501. else
  1502. reply->seqno = card->seqno.ipa++;
  1503. init_waitqueue_head(&reply->wait_q);
  1504. spin_lock_irqsave(&card->lock, flags);
  1505. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1506. spin_unlock_irqrestore(&card->lock, flags);
  1507. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1508. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1509. qeth_prepare_control_data(card, len, iob);
  1510. if (IS_IPA(iob->data))
  1511. timeout = jiffies + QETH_IPA_TIMEOUT;
  1512. else
  1513. timeout = jiffies + QETH_TIMEOUT;
  1514. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  1515. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1516. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1517. (addr_t) iob, 0, 0);
  1518. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1519. if (rc) {
  1520. PRINT_WARN("qeth_send_control_data: "
  1521. "ccw_device_start rc = %i\n", rc);
  1522. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  1523. spin_lock_irqsave(&card->lock, flags);
  1524. list_del_init(&reply->list);
  1525. qeth_put_reply(reply);
  1526. spin_unlock_irqrestore(&card->lock, flags);
  1527. qeth_release_buffer(iob->channel, iob);
  1528. atomic_set(&card->write.irq_pending, 0);
  1529. wake_up(&card->wait_q);
  1530. return rc;
  1531. }
  1532. while (!atomic_read(&reply->received)) {
  1533. if (time_after(jiffies, timeout)) {
  1534. spin_lock_irqsave(&reply->card->lock, flags);
  1535. list_del_init(&reply->list);
  1536. spin_unlock_irqrestore(&reply->card->lock, flags);
  1537. reply->rc = -ETIME;
  1538. atomic_inc(&reply->received);
  1539. wake_up(&reply->wait_q);
  1540. }
  1541. cpu_relax();
  1542. };
  1543. rc = reply->rc;
  1544. qeth_put_reply(reply);
  1545. return rc;
  1546. }
  1547. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1548. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1549. unsigned long data)
  1550. {
  1551. struct qeth_cmd_buffer *iob;
  1552. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1553. iob = (struct qeth_cmd_buffer *) data;
  1554. memcpy(&card->token.cm_filter_r,
  1555. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1556. QETH_MPC_TOKEN_LENGTH);
  1557. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1558. return 0;
  1559. }
  1560. static int qeth_cm_enable(struct qeth_card *card)
  1561. {
  1562. int rc;
  1563. struct qeth_cmd_buffer *iob;
  1564. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1565. iob = qeth_wait_for_buffer(&card->write);
  1566. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1567. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1568. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1569. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1570. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1571. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1572. qeth_cm_enable_cb, NULL);
  1573. return rc;
  1574. }
  1575. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1576. unsigned long data)
  1577. {
  1578. struct qeth_cmd_buffer *iob;
  1579. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1580. iob = (struct qeth_cmd_buffer *) data;
  1581. memcpy(&card->token.cm_connection_r,
  1582. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1583. QETH_MPC_TOKEN_LENGTH);
  1584. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1585. return 0;
  1586. }
  1587. static int qeth_cm_setup(struct qeth_card *card)
  1588. {
  1589. int rc;
  1590. struct qeth_cmd_buffer *iob;
  1591. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1592. iob = qeth_wait_for_buffer(&card->write);
  1593. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1594. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1595. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1596. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1597. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1598. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1599. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1600. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1601. qeth_cm_setup_cb, NULL);
  1602. return rc;
  1603. }
  1604. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1605. {
  1606. switch (card->info.type) {
  1607. case QETH_CARD_TYPE_UNKNOWN:
  1608. return 1500;
  1609. case QETH_CARD_TYPE_IQD:
  1610. return card->info.max_mtu;
  1611. case QETH_CARD_TYPE_OSAE:
  1612. switch (card->info.link_type) {
  1613. case QETH_LINK_TYPE_HSTR:
  1614. case QETH_LINK_TYPE_LANE_TR:
  1615. return 2000;
  1616. default:
  1617. return 1492;
  1618. }
  1619. default:
  1620. return 1500;
  1621. }
  1622. }
  1623. static inline int qeth_get_max_mtu_for_card(int cardtype)
  1624. {
  1625. switch (cardtype) {
  1626. case QETH_CARD_TYPE_UNKNOWN:
  1627. case QETH_CARD_TYPE_OSAE:
  1628. case QETH_CARD_TYPE_OSN:
  1629. return 61440;
  1630. case QETH_CARD_TYPE_IQD:
  1631. return 57344;
  1632. default:
  1633. return 1500;
  1634. }
  1635. }
  1636. static inline int qeth_get_mtu_out_of_mpc(int cardtype)
  1637. {
  1638. switch (cardtype) {
  1639. case QETH_CARD_TYPE_IQD:
  1640. return 1;
  1641. default:
  1642. return 0;
  1643. }
  1644. }
  1645. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1646. {
  1647. switch (framesize) {
  1648. case 0x4000:
  1649. return 8192;
  1650. case 0x6000:
  1651. return 16384;
  1652. case 0xa000:
  1653. return 32768;
  1654. case 0xffff:
  1655. return 57344;
  1656. default:
  1657. return 0;
  1658. }
  1659. }
  1660. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1661. {
  1662. switch (card->info.type) {
  1663. case QETH_CARD_TYPE_OSAE:
  1664. return ((mtu >= 576) && (mtu <= 61440));
  1665. case QETH_CARD_TYPE_IQD:
  1666. return ((mtu >= 576) &&
  1667. (mtu <= card->info.max_mtu + 4096 - 32));
  1668. case QETH_CARD_TYPE_OSN:
  1669. case QETH_CARD_TYPE_UNKNOWN:
  1670. default:
  1671. return 1;
  1672. }
  1673. }
  1674. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1675. unsigned long data)
  1676. {
  1677. __u16 mtu, framesize;
  1678. __u16 len;
  1679. __u8 link_type;
  1680. struct qeth_cmd_buffer *iob;
  1681. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1682. iob = (struct qeth_cmd_buffer *) data;
  1683. memcpy(&card->token.ulp_filter_r,
  1684. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1685. QETH_MPC_TOKEN_LENGTH);
  1686. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1687. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1688. mtu = qeth_get_mtu_outof_framesize(framesize);
  1689. if (!mtu) {
  1690. iob->rc = -EINVAL;
  1691. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1692. return 0;
  1693. }
  1694. card->info.max_mtu = mtu;
  1695. card->info.initial_mtu = mtu;
  1696. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1697. } else {
  1698. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1699. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1700. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1701. }
  1702. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1703. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1704. memcpy(&link_type,
  1705. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1706. card->info.link_type = link_type;
  1707. } else
  1708. card->info.link_type = 0;
  1709. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1710. return 0;
  1711. }
  1712. static int qeth_ulp_enable(struct qeth_card *card)
  1713. {
  1714. int rc;
  1715. char prot_type;
  1716. struct qeth_cmd_buffer *iob;
  1717. /*FIXME: trace view callbacks*/
  1718. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1719. iob = qeth_wait_for_buffer(&card->write);
  1720. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1721. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1722. (__u8) card->info.portno;
  1723. if (card->options.layer2)
  1724. if (card->info.type == QETH_CARD_TYPE_OSN)
  1725. prot_type = QETH_PROT_OSN2;
  1726. else
  1727. prot_type = QETH_PROT_LAYER2;
  1728. else
  1729. prot_type = QETH_PROT_TCPIP;
  1730. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1731. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1732. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1733. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1734. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1735. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1736. card->info.portname, 9);
  1737. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1738. qeth_ulp_enable_cb, NULL);
  1739. return rc;
  1740. }
  1741. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1742. unsigned long data)
  1743. {
  1744. struct qeth_cmd_buffer *iob;
  1745. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  1746. iob = (struct qeth_cmd_buffer *) data;
  1747. memcpy(&card->token.ulp_connection_r,
  1748. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1749. QETH_MPC_TOKEN_LENGTH);
  1750. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1751. return 0;
  1752. }
  1753. static int qeth_ulp_setup(struct qeth_card *card)
  1754. {
  1755. int rc;
  1756. __u16 temp;
  1757. struct qeth_cmd_buffer *iob;
  1758. struct ccw_dev_id dev_id;
  1759. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  1760. iob = qeth_wait_for_buffer(&card->write);
  1761. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1762. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1763. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1764. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1765. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1766. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1767. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1768. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1769. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1770. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1771. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1772. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1773. qeth_ulp_setup_cb, NULL);
  1774. return rc;
  1775. }
  1776. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  1777. {
  1778. int i, j;
  1779. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  1780. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  1781. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  1782. return 0;
  1783. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  1784. GFP_KERNEL);
  1785. if (!card->qdio.in_q)
  1786. goto out_nomem;
  1787. QETH_DBF_TEXT(SETUP, 2, "inq");
  1788. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  1789. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  1790. /* give inbound qeth_qdio_buffers their qdio_buffers */
  1791. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  1792. card->qdio.in_q->bufs[i].buffer =
  1793. &card->qdio.in_q->qdio_bufs[i];
  1794. /* inbound buffer pool */
  1795. if (qeth_alloc_buffer_pool(card))
  1796. goto out_freeinq;
  1797. /* outbound */
  1798. card->qdio.out_qs =
  1799. kmalloc(card->qdio.no_out_queues *
  1800. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  1801. if (!card->qdio.out_qs)
  1802. goto out_freepool;
  1803. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1804. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  1805. GFP_KERNEL);
  1806. if (!card->qdio.out_qs[i])
  1807. goto out_freeoutq;
  1808. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  1809. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  1810. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  1811. card->qdio.out_qs[i]->queue_no = i;
  1812. /* give outbound qeth_qdio_buffers their qdio_buffers */
  1813. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1814. card->qdio.out_qs[i]->bufs[j].buffer =
  1815. &card->qdio.out_qs[i]->qdio_bufs[j];
  1816. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  1817. skb_list);
  1818. lockdep_set_class(
  1819. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  1820. &qdio_out_skb_queue_key);
  1821. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  1822. }
  1823. }
  1824. return 0;
  1825. out_freeoutq:
  1826. while (i > 0)
  1827. kfree(card->qdio.out_qs[--i]);
  1828. kfree(card->qdio.out_qs);
  1829. card->qdio.out_qs = NULL;
  1830. out_freepool:
  1831. qeth_free_buffer_pool(card);
  1832. out_freeinq:
  1833. kfree(card->qdio.in_q);
  1834. card->qdio.in_q = NULL;
  1835. out_nomem:
  1836. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1837. return -ENOMEM;
  1838. }
  1839. static void qeth_create_qib_param_field(struct qeth_card *card,
  1840. char *param_field)
  1841. {
  1842. param_field[0] = _ascebc['P'];
  1843. param_field[1] = _ascebc['C'];
  1844. param_field[2] = _ascebc['I'];
  1845. param_field[3] = _ascebc['T'];
  1846. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  1847. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  1848. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  1849. }
  1850. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  1851. char *param_field)
  1852. {
  1853. param_field[16] = _ascebc['B'];
  1854. param_field[17] = _ascebc['L'];
  1855. param_field[18] = _ascebc['K'];
  1856. param_field[19] = _ascebc['T'];
  1857. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  1858. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  1859. *((unsigned int *) (&param_field[28])) =
  1860. card->info.blkt.inter_packet_jumbo;
  1861. }
  1862. static int qeth_qdio_activate(struct qeth_card *card)
  1863. {
  1864. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  1865. return qdio_activate(CARD_DDEV(card), 0);
  1866. }
  1867. static int qeth_dm_act(struct qeth_card *card)
  1868. {
  1869. int rc;
  1870. struct qeth_cmd_buffer *iob;
  1871. QETH_DBF_TEXT(SETUP, 2, "dmact");
  1872. iob = qeth_wait_for_buffer(&card->write);
  1873. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  1874. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  1875. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1876. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  1877. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1878. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  1879. return rc;
  1880. }
  1881. static int qeth_mpc_initialize(struct qeth_card *card)
  1882. {
  1883. int rc;
  1884. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  1885. rc = qeth_issue_next_read(card);
  1886. if (rc) {
  1887. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1888. return rc;
  1889. }
  1890. rc = qeth_cm_enable(card);
  1891. if (rc) {
  1892. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1893. goto out_qdio;
  1894. }
  1895. rc = qeth_cm_setup(card);
  1896. if (rc) {
  1897. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1898. goto out_qdio;
  1899. }
  1900. rc = qeth_ulp_enable(card);
  1901. if (rc) {
  1902. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  1903. goto out_qdio;
  1904. }
  1905. rc = qeth_ulp_setup(card);
  1906. if (rc) {
  1907. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1908. goto out_qdio;
  1909. }
  1910. rc = qeth_alloc_qdio_buffers(card);
  1911. if (rc) {
  1912. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1913. goto out_qdio;
  1914. }
  1915. rc = qeth_qdio_establish(card);
  1916. if (rc) {
  1917. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  1918. qeth_free_qdio_buffers(card);
  1919. goto out_qdio;
  1920. }
  1921. rc = qeth_qdio_activate(card);
  1922. if (rc) {
  1923. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  1924. goto out_qdio;
  1925. }
  1926. rc = qeth_dm_act(card);
  1927. if (rc) {
  1928. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  1929. goto out_qdio;
  1930. }
  1931. return 0;
  1932. out_qdio:
  1933. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  1934. return rc;
  1935. }
  1936. static void qeth_print_status_with_portname(struct qeth_card *card)
  1937. {
  1938. char dbf_text[15];
  1939. int i;
  1940. sprintf(dbf_text, "%s", card->info.portname + 1);
  1941. for (i = 0; i < 8; i++)
  1942. dbf_text[i] =
  1943. (char) _ebcasc[(__u8) dbf_text[i]];
  1944. dbf_text[8] = 0;
  1945. PRINT_INFO("Device %s/%s/%s is a%s card%s%s%s\n"
  1946. "with link type %s (portname: %s)\n",
  1947. CARD_RDEV_ID(card),
  1948. CARD_WDEV_ID(card),
  1949. CARD_DDEV_ID(card),
  1950. qeth_get_cardname(card),
  1951. (card->info.mcl_level[0]) ? " (level: " : "",
  1952. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1953. (card->info.mcl_level[0]) ? ")" : "",
  1954. qeth_get_cardname_short(card),
  1955. dbf_text);
  1956. }
  1957. static void qeth_print_status_no_portname(struct qeth_card *card)
  1958. {
  1959. if (card->info.portname[0])
  1960. PRINT_INFO("Device %s/%s/%s is a%s "
  1961. "card%s%s%s\nwith link type %s "
  1962. "(no portname needed by interface).\n",
  1963. CARD_RDEV_ID(card),
  1964. CARD_WDEV_ID(card),
  1965. CARD_DDEV_ID(card),
  1966. qeth_get_cardname(card),
  1967. (card->info.mcl_level[0]) ? " (level: " : "",
  1968. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1969. (card->info.mcl_level[0]) ? ")" : "",
  1970. qeth_get_cardname_short(card));
  1971. else
  1972. PRINT_INFO("Device %s/%s/%s is a%s "
  1973. "card%s%s%s\nwith link type %s.\n",
  1974. CARD_RDEV_ID(card),
  1975. CARD_WDEV_ID(card),
  1976. CARD_DDEV_ID(card),
  1977. qeth_get_cardname(card),
  1978. (card->info.mcl_level[0]) ? " (level: " : "",
  1979. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1980. (card->info.mcl_level[0]) ? ")" : "",
  1981. qeth_get_cardname_short(card));
  1982. }
  1983. void qeth_print_status_message(struct qeth_card *card)
  1984. {
  1985. switch (card->info.type) {
  1986. case QETH_CARD_TYPE_OSAE:
  1987. /* VM will use a non-zero first character
  1988. * to indicate a HiperSockets like reporting
  1989. * of the level OSA sets the first character to zero
  1990. * */
  1991. if (!card->info.mcl_level[0]) {
  1992. sprintf(card->info.mcl_level, "%02x%02x",
  1993. card->info.mcl_level[2],
  1994. card->info.mcl_level[3]);
  1995. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  1996. break;
  1997. }
  1998. /* fallthrough */
  1999. case QETH_CARD_TYPE_IQD:
  2000. if (card->info.guestlan) {
  2001. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2002. card->info.mcl_level[0]];
  2003. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2004. card->info.mcl_level[1]];
  2005. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2006. card->info.mcl_level[2]];
  2007. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2008. card->info.mcl_level[3]];
  2009. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2010. }
  2011. break;
  2012. default:
  2013. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2014. }
  2015. if (card->info.portname_required)
  2016. qeth_print_status_with_portname(card);
  2017. else
  2018. qeth_print_status_no_portname(card);
  2019. }
  2020. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2021. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2022. {
  2023. struct qeth_buffer_pool_entry *entry;
  2024. QETH_DBF_TEXT(TRACE, 5, "inwrklst");
  2025. list_for_each_entry(entry,
  2026. &card->qdio.init_pool.entry_list, init_list) {
  2027. qeth_put_buffer_pool_entry(card, entry);
  2028. }
  2029. }
  2030. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2031. struct qeth_card *card)
  2032. {
  2033. struct list_head *plh;
  2034. struct qeth_buffer_pool_entry *entry;
  2035. int i, free;
  2036. struct page *page;
  2037. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2038. return NULL;
  2039. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2040. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2041. free = 1;
  2042. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2043. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2044. free = 0;
  2045. break;
  2046. }
  2047. }
  2048. if (free) {
  2049. list_del_init(&entry->list);
  2050. return entry;
  2051. }
  2052. }
  2053. /* no free buffer in pool so take first one and swap pages */
  2054. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2055. struct qeth_buffer_pool_entry, list);
  2056. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2057. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2058. page = alloc_page(GFP_ATOMIC);
  2059. if (!page) {
  2060. return NULL;
  2061. } else {
  2062. free_page((unsigned long)entry->elements[i]);
  2063. entry->elements[i] = page_address(page);
  2064. if (card->options.performance_stats)
  2065. card->perf_stats.sg_alloc_page_rx++;
  2066. }
  2067. }
  2068. }
  2069. list_del_init(&entry->list);
  2070. return entry;
  2071. }
  2072. static int qeth_init_input_buffer(struct qeth_card *card,
  2073. struct qeth_qdio_buffer *buf)
  2074. {
  2075. struct qeth_buffer_pool_entry *pool_entry;
  2076. int i;
  2077. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2078. if (!pool_entry)
  2079. return 1;
  2080. /*
  2081. * since the buffer is accessed only from the input_tasklet
  2082. * there shouldn't be a need to synchronize; also, since we use
  2083. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2084. * buffers
  2085. */
  2086. BUG_ON(!pool_entry);
  2087. buf->pool_entry = pool_entry;
  2088. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2089. buf->buffer->element[i].length = PAGE_SIZE;
  2090. buf->buffer->element[i].addr = pool_entry->elements[i];
  2091. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2092. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2093. else
  2094. buf->buffer->element[i].flags = 0;
  2095. }
  2096. return 0;
  2097. }
  2098. int qeth_init_qdio_queues(struct qeth_card *card)
  2099. {
  2100. int i, j;
  2101. int rc;
  2102. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2103. /* inbound queue */
  2104. memset(card->qdio.in_q->qdio_bufs, 0,
  2105. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2106. qeth_initialize_working_pool_list(card);
  2107. /*give only as many buffers to hardware as we have buffer pool entries*/
  2108. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2109. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2110. card->qdio.in_q->next_buf_to_init =
  2111. card->qdio.in_buf_pool.buf_count - 1;
  2112. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2113. card->qdio.in_buf_pool.buf_count - 1, NULL);
  2114. if (rc) {
  2115. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2116. return rc;
  2117. }
  2118. rc = qdio_synchronize(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0);
  2119. if (rc) {
  2120. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  2121. return rc;
  2122. }
  2123. /* outbound queue */
  2124. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2125. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2126. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2127. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2128. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2129. &card->qdio.out_qs[i]->bufs[j]);
  2130. }
  2131. card->qdio.out_qs[i]->card = card;
  2132. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2133. card->qdio.out_qs[i]->do_pack = 0;
  2134. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2135. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2136. atomic_set(&card->qdio.out_qs[i]->state,
  2137. QETH_OUT_Q_UNLOCKED);
  2138. }
  2139. return 0;
  2140. }
  2141. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2142. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2143. {
  2144. switch (link_type) {
  2145. case QETH_LINK_TYPE_HSTR:
  2146. return 2;
  2147. default:
  2148. return 1;
  2149. }
  2150. }
  2151. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2152. struct qeth_ipa_cmd *cmd, __u8 command,
  2153. enum qeth_prot_versions prot)
  2154. {
  2155. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2156. cmd->hdr.command = command;
  2157. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2158. cmd->hdr.seqno = card->seqno.ipa;
  2159. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2160. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2161. if (card->options.layer2)
  2162. cmd->hdr.prim_version_no = 2;
  2163. else
  2164. cmd->hdr.prim_version_no = 1;
  2165. cmd->hdr.param_count = 1;
  2166. cmd->hdr.prot_version = prot;
  2167. cmd->hdr.ipa_supported = 0;
  2168. cmd->hdr.ipa_enabled = 0;
  2169. }
  2170. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2171. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2172. {
  2173. struct qeth_cmd_buffer *iob;
  2174. struct qeth_ipa_cmd *cmd;
  2175. iob = qeth_wait_for_buffer(&card->write);
  2176. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2177. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2178. return iob;
  2179. }
  2180. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2181. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2182. char prot_type)
  2183. {
  2184. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2185. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2186. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2187. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2188. }
  2189. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2190. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2191. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2192. unsigned long),
  2193. void *reply_param)
  2194. {
  2195. int rc;
  2196. char prot_type;
  2197. QETH_DBF_TEXT(TRACE, 4, "sendipa");
  2198. if (card->options.layer2)
  2199. if (card->info.type == QETH_CARD_TYPE_OSN)
  2200. prot_type = QETH_PROT_OSN2;
  2201. else
  2202. prot_type = QETH_PROT_LAYER2;
  2203. else
  2204. prot_type = QETH_PROT_TCPIP;
  2205. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2206. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2207. iob, reply_cb, reply_param);
  2208. return rc;
  2209. }
  2210. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2211. static int qeth_send_startstoplan(struct qeth_card *card,
  2212. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2213. {
  2214. int rc;
  2215. struct qeth_cmd_buffer *iob;
  2216. iob = qeth_get_ipacmd_buffer(card, ipacmd, prot);
  2217. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2218. return rc;
  2219. }
  2220. int qeth_send_startlan(struct qeth_card *card)
  2221. {
  2222. int rc;
  2223. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2224. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, 0);
  2225. return rc;
  2226. }
  2227. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2228. int qeth_send_stoplan(struct qeth_card *card)
  2229. {
  2230. int rc = 0;
  2231. /*
  2232. * TODO: according to the IPA format document page 14,
  2233. * TCP/IP (we!) never issue a STOPLAN
  2234. * is this right ?!?
  2235. */
  2236. QETH_DBF_TEXT(SETUP, 2, "stoplan");
  2237. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, 0);
  2238. return rc;
  2239. }
  2240. EXPORT_SYMBOL_GPL(qeth_send_stoplan);
  2241. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2242. struct qeth_reply *reply, unsigned long data)
  2243. {
  2244. struct qeth_ipa_cmd *cmd;
  2245. QETH_DBF_TEXT(TRACE, 4, "defadpcb");
  2246. cmd = (struct qeth_ipa_cmd *) data;
  2247. if (cmd->hdr.return_code == 0)
  2248. cmd->hdr.return_code =
  2249. cmd->data.setadapterparms.hdr.return_code;
  2250. return 0;
  2251. }
  2252. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2253. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2254. struct qeth_reply *reply, unsigned long data)
  2255. {
  2256. struct qeth_ipa_cmd *cmd;
  2257. QETH_DBF_TEXT(TRACE, 3, "quyadpcb");
  2258. cmd = (struct qeth_ipa_cmd *) data;
  2259. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  2260. card->info.link_type =
  2261. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2262. card->options.adp.supported_funcs =
  2263. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2264. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2265. }
  2266. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2267. __u32 command, __u32 cmdlen)
  2268. {
  2269. struct qeth_cmd_buffer *iob;
  2270. struct qeth_ipa_cmd *cmd;
  2271. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2272. QETH_PROT_IPV4);
  2273. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2274. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2275. cmd->data.setadapterparms.hdr.command_code = command;
  2276. cmd->data.setadapterparms.hdr.used_total = 1;
  2277. cmd->data.setadapterparms.hdr.seq_no = 1;
  2278. return iob;
  2279. }
  2280. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2281. int qeth_query_setadapterparms(struct qeth_card *card)
  2282. {
  2283. int rc;
  2284. struct qeth_cmd_buffer *iob;
  2285. QETH_DBF_TEXT(TRACE, 3, "queryadp");
  2286. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2287. sizeof(struct qeth_ipacmd_setadpparms));
  2288. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2289. return rc;
  2290. }
  2291. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2292. int qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  2293. unsigned int siga_error, const char *dbftext)
  2294. {
  2295. if (qdio_error || siga_error) {
  2296. QETH_DBF_TEXT(TRACE, 2, dbftext);
  2297. QETH_DBF_TEXT(QERR, 2, dbftext);
  2298. QETH_DBF_TEXT_(QERR, 2, " F15=%02X",
  2299. buf->element[15].flags & 0xff);
  2300. QETH_DBF_TEXT_(QERR, 2, " F14=%02X",
  2301. buf->element[14].flags & 0xff);
  2302. QETH_DBF_TEXT_(QERR, 2, " qerr=%X", qdio_error);
  2303. QETH_DBF_TEXT_(QERR, 2, " serr=%X", siga_error);
  2304. return 1;
  2305. }
  2306. return 0;
  2307. }
  2308. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2309. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2310. {
  2311. struct qeth_qdio_q *queue = card->qdio.in_q;
  2312. int count;
  2313. int i;
  2314. int rc;
  2315. int newcount = 0;
  2316. count = (index < queue->next_buf_to_init)?
  2317. card->qdio.in_buf_pool.buf_count -
  2318. (queue->next_buf_to_init - index) :
  2319. card->qdio.in_buf_pool.buf_count -
  2320. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2321. /* only requeue at a certain threshold to avoid SIGAs */
  2322. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2323. for (i = queue->next_buf_to_init;
  2324. i < queue->next_buf_to_init + count; ++i) {
  2325. if (qeth_init_input_buffer(card,
  2326. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2327. break;
  2328. } else {
  2329. newcount++;
  2330. }
  2331. }
  2332. if (newcount < count) {
  2333. /* we are in memory shortage so we switch back to
  2334. traditional skb allocation and drop packages */
  2335. if (!atomic_read(&card->force_alloc_skb) &&
  2336. net_ratelimit())
  2337. PRINT_WARN("Switch to alloc skb\n");
  2338. atomic_set(&card->force_alloc_skb, 3);
  2339. count = newcount;
  2340. } else {
  2341. if ((atomic_read(&card->force_alloc_skb) == 1) &&
  2342. net_ratelimit())
  2343. PRINT_WARN("Switch to sg\n");
  2344. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2345. }
  2346. /*
  2347. * according to old code it should be avoided to requeue all
  2348. * 128 buffers in order to benefit from PCI avoidance.
  2349. * this function keeps at least one buffer (the buffer at
  2350. * 'index') un-requeued -> this buffer is the first buffer that
  2351. * will be requeued the next time
  2352. */
  2353. if (card->options.performance_stats) {
  2354. card->perf_stats.inbound_do_qdio_cnt++;
  2355. card->perf_stats.inbound_do_qdio_start_time =
  2356. qeth_get_micros();
  2357. }
  2358. rc = do_QDIO(CARD_DDEV(card),
  2359. QDIO_FLAG_SYNC_INPUT | QDIO_FLAG_UNDER_INTERRUPT,
  2360. 0, queue->next_buf_to_init, count, NULL);
  2361. if (card->options.performance_stats)
  2362. card->perf_stats.inbound_do_qdio_time +=
  2363. qeth_get_micros() -
  2364. card->perf_stats.inbound_do_qdio_start_time;
  2365. if (rc) {
  2366. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2367. "return %i (device %s).\n",
  2368. rc, CARD_DDEV_ID(card));
  2369. QETH_DBF_TEXT(TRACE, 2, "qinberr");
  2370. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2371. }
  2372. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2373. QDIO_MAX_BUFFERS_PER_Q;
  2374. }
  2375. }
  2376. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2377. static int qeth_handle_send_error(struct qeth_card *card,
  2378. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err,
  2379. unsigned int siga_err)
  2380. {
  2381. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2382. int cc = siga_err & 3;
  2383. QETH_DBF_TEXT(TRACE, 6, "hdsnderr");
  2384. qeth_check_qdio_errors(buffer->buffer, qdio_err, siga_err, "qouterr");
  2385. switch (cc) {
  2386. case 0:
  2387. if (qdio_err) {
  2388. QETH_DBF_TEXT(TRACE, 1, "lnkfail");
  2389. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2390. QETH_DBF_TEXT_(TRACE, 1, "%04x %02x",
  2391. (u16)qdio_err, (u8)sbalf15);
  2392. return QETH_SEND_ERROR_LINK_FAILURE;
  2393. }
  2394. return QETH_SEND_ERROR_NONE;
  2395. case 2:
  2396. if (siga_err & QDIO_SIGA_ERROR_B_BIT_SET) {
  2397. QETH_DBF_TEXT(TRACE, 1, "SIGAcc2B");
  2398. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2399. return QETH_SEND_ERROR_KICK_IT;
  2400. }
  2401. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2402. return QETH_SEND_ERROR_RETRY;
  2403. return QETH_SEND_ERROR_LINK_FAILURE;
  2404. /* look at qdio_error and sbalf 15 */
  2405. case 1:
  2406. QETH_DBF_TEXT(TRACE, 1, "SIGAcc1");
  2407. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2408. return QETH_SEND_ERROR_LINK_FAILURE;
  2409. case 3:
  2410. default:
  2411. QETH_DBF_TEXT(TRACE, 1, "SIGAcc3");
  2412. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2413. return QETH_SEND_ERROR_KICK_IT;
  2414. }
  2415. }
  2416. /*
  2417. * Switched to packing state if the number of used buffers on a queue
  2418. * reaches a certain limit.
  2419. */
  2420. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2421. {
  2422. if (!queue->do_pack) {
  2423. if (atomic_read(&queue->used_buffers)
  2424. >= QETH_HIGH_WATERMARK_PACK){
  2425. /* switch non-PACKING -> PACKING */
  2426. QETH_DBF_TEXT(TRACE, 6, "np->pack");
  2427. if (queue->card->options.performance_stats)
  2428. queue->card->perf_stats.sc_dp_p++;
  2429. queue->do_pack = 1;
  2430. }
  2431. }
  2432. }
  2433. /*
  2434. * Switches from packing to non-packing mode. If there is a packing
  2435. * buffer on the queue this buffer will be prepared to be flushed.
  2436. * In that case 1 is returned to inform the caller. If no buffer
  2437. * has to be flushed, zero is returned.
  2438. */
  2439. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2440. {
  2441. struct qeth_qdio_out_buffer *buffer;
  2442. int flush_count = 0;
  2443. if (queue->do_pack) {
  2444. if (atomic_read(&queue->used_buffers)
  2445. <= QETH_LOW_WATERMARK_PACK) {
  2446. /* switch PACKING -> non-PACKING */
  2447. QETH_DBF_TEXT(TRACE, 6, "pack->np");
  2448. if (queue->card->options.performance_stats)
  2449. queue->card->perf_stats.sc_p_dp++;
  2450. queue->do_pack = 0;
  2451. /* flush packing buffers */
  2452. buffer = &queue->bufs[queue->next_buf_to_fill];
  2453. if ((atomic_read(&buffer->state) ==
  2454. QETH_QDIO_BUF_EMPTY) &&
  2455. (buffer->next_element_to_fill > 0)) {
  2456. atomic_set(&buffer->state,
  2457. QETH_QDIO_BUF_PRIMED);
  2458. flush_count++;
  2459. queue->next_buf_to_fill =
  2460. (queue->next_buf_to_fill + 1) %
  2461. QDIO_MAX_BUFFERS_PER_Q;
  2462. }
  2463. }
  2464. }
  2465. return flush_count;
  2466. }
  2467. /*
  2468. * Called to flush a packing buffer if no more pci flags are on the queue.
  2469. * Checks if there is a packing buffer and prepares it to be flushed.
  2470. * In that case returns 1, otherwise zero.
  2471. */
  2472. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2473. {
  2474. struct qeth_qdio_out_buffer *buffer;
  2475. buffer = &queue->bufs[queue->next_buf_to_fill];
  2476. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2477. (buffer->next_element_to_fill > 0)) {
  2478. /* it's a packing buffer */
  2479. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2480. queue->next_buf_to_fill =
  2481. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2482. return 1;
  2483. }
  2484. return 0;
  2485. }
  2486. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int under_int,
  2487. int index, int count)
  2488. {
  2489. struct qeth_qdio_out_buffer *buf;
  2490. int rc;
  2491. int i;
  2492. unsigned int qdio_flags;
  2493. for (i = index; i < index + count; ++i) {
  2494. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2495. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2496. SBAL_FLAGS_LAST_ENTRY;
  2497. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2498. continue;
  2499. if (!queue->do_pack) {
  2500. if ((atomic_read(&queue->used_buffers) >=
  2501. (QETH_HIGH_WATERMARK_PACK -
  2502. QETH_WATERMARK_PACK_FUZZ)) &&
  2503. !atomic_read(&queue->set_pci_flags_count)) {
  2504. /* it's likely that we'll go to packing
  2505. * mode soon */
  2506. atomic_inc(&queue->set_pci_flags_count);
  2507. buf->buffer->element[0].flags |= 0x40;
  2508. }
  2509. } else {
  2510. if (!atomic_read(&queue->set_pci_flags_count)) {
  2511. /*
  2512. * there's no outstanding PCI any more, so we
  2513. * have to request a PCI to be sure the the PCI
  2514. * will wake at some time in the future then we
  2515. * can flush packed buffers that might still be
  2516. * hanging around, which can happen if no
  2517. * further send was requested by the stack
  2518. */
  2519. atomic_inc(&queue->set_pci_flags_count);
  2520. buf->buffer->element[0].flags |= 0x40;
  2521. }
  2522. }
  2523. }
  2524. queue->card->dev->trans_start = jiffies;
  2525. if (queue->card->options.performance_stats) {
  2526. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2527. queue->card->perf_stats.outbound_do_qdio_start_time =
  2528. qeth_get_micros();
  2529. }
  2530. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2531. if (under_int)
  2532. qdio_flags |= QDIO_FLAG_UNDER_INTERRUPT;
  2533. if (atomic_read(&queue->set_pci_flags_count))
  2534. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2535. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2536. queue->queue_no, index, count, NULL);
  2537. if (queue->card->options.performance_stats)
  2538. queue->card->perf_stats.outbound_do_qdio_time +=
  2539. qeth_get_micros() -
  2540. queue->card->perf_stats.outbound_do_qdio_start_time;
  2541. if (rc) {
  2542. QETH_DBF_TEXT(TRACE, 2, "flushbuf");
  2543. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  2544. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_DDEV_ID(queue->card));
  2545. queue->card->stats.tx_errors += count;
  2546. /* this must not happen under normal circumstances. if it
  2547. * happens something is really wrong -> recover */
  2548. qeth_schedule_recovery(queue->card);
  2549. return;
  2550. }
  2551. atomic_add(count, &queue->used_buffers);
  2552. if (queue->card->options.performance_stats)
  2553. queue->card->perf_stats.bufs_sent += count;
  2554. }
  2555. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2556. {
  2557. int index;
  2558. int flush_cnt = 0;
  2559. int q_was_packing = 0;
  2560. /*
  2561. * check if weed have to switch to non-packing mode or if
  2562. * we have to get a pci flag out on the queue
  2563. */
  2564. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2565. !atomic_read(&queue->set_pci_flags_count)) {
  2566. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2567. QETH_OUT_Q_UNLOCKED) {
  2568. /*
  2569. * If we get in here, there was no action in
  2570. * do_send_packet. So, we check if there is a
  2571. * packing buffer to be flushed here.
  2572. */
  2573. netif_stop_queue(queue->card->dev);
  2574. index = queue->next_buf_to_fill;
  2575. q_was_packing = queue->do_pack;
  2576. /* queue->do_pack may change */
  2577. barrier();
  2578. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2579. if (!flush_cnt &&
  2580. !atomic_read(&queue->set_pci_flags_count))
  2581. flush_cnt +=
  2582. qeth_flush_buffers_on_no_pci(queue);
  2583. if (queue->card->options.performance_stats &&
  2584. q_was_packing)
  2585. queue->card->perf_stats.bufs_sent_pack +=
  2586. flush_cnt;
  2587. if (flush_cnt)
  2588. qeth_flush_buffers(queue, 1, index, flush_cnt);
  2589. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2590. }
  2591. }
  2592. }
  2593. void qeth_qdio_output_handler(struct ccw_device *ccwdev, unsigned int status,
  2594. unsigned int qdio_error, unsigned int siga_error,
  2595. unsigned int __queue, int first_element, int count,
  2596. unsigned long card_ptr)
  2597. {
  2598. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2599. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2600. struct qeth_qdio_out_buffer *buffer;
  2601. int i;
  2602. QETH_DBF_TEXT(TRACE, 6, "qdouhdl");
  2603. if (status & QDIO_STATUS_LOOK_FOR_ERROR) {
  2604. if (status & QDIO_STATUS_ACTIVATE_CHECK_CONDITION) {
  2605. QETH_DBF_TEXT(TRACE, 2, "achkcond");
  2606. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2607. QETH_DBF_TEXT_(TRACE, 2, "%08x", status);
  2608. netif_stop_queue(card->dev);
  2609. qeth_schedule_recovery(card);
  2610. return;
  2611. }
  2612. }
  2613. if (card->options.performance_stats) {
  2614. card->perf_stats.outbound_handler_cnt++;
  2615. card->perf_stats.outbound_handler_start_time =
  2616. qeth_get_micros();
  2617. }
  2618. for (i = first_element; i < (first_element + count); ++i) {
  2619. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2620. /*we only handle the KICK_IT error by doing a recovery */
  2621. if (qeth_handle_send_error(card, buffer,
  2622. qdio_error, siga_error)
  2623. == QETH_SEND_ERROR_KICK_IT){
  2624. netif_stop_queue(card->dev);
  2625. qeth_schedule_recovery(card);
  2626. return;
  2627. }
  2628. qeth_clear_output_buffer(queue, buffer);
  2629. }
  2630. atomic_sub(count, &queue->used_buffers);
  2631. /* check if we need to do something on this outbound queue */
  2632. if (card->info.type != QETH_CARD_TYPE_IQD)
  2633. qeth_check_outbound_queue(queue);
  2634. netif_wake_queue(queue->card->dev);
  2635. if (card->options.performance_stats)
  2636. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2637. card->perf_stats.outbound_handler_start_time;
  2638. }
  2639. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  2640. int qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  2641. {
  2642. int cast_type = RTN_UNSPEC;
  2643. if (card->info.type == QETH_CARD_TYPE_OSN)
  2644. return cast_type;
  2645. if (skb->dst && skb->dst->neighbour) {
  2646. cast_type = skb->dst->neighbour->type;
  2647. if ((cast_type == RTN_BROADCAST) ||
  2648. (cast_type == RTN_MULTICAST) ||
  2649. (cast_type == RTN_ANYCAST))
  2650. return cast_type;
  2651. else
  2652. return RTN_UNSPEC;
  2653. }
  2654. /* try something else */
  2655. if (skb->protocol == ETH_P_IPV6)
  2656. return (skb_network_header(skb)[24] == 0xff) ?
  2657. RTN_MULTICAST : 0;
  2658. else if (skb->protocol == ETH_P_IP)
  2659. return ((skb_network_header(skb)[16] & 0xf0) == 0xe0) ?
  2660. RTN_MULTICAST : 0;
  2661. /* ... */
  2662. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  2663. return RTN_BROADCAST;
  2664. else {
  2665. u16 hdr_mac;
  2666. hdr_mac = *((u16 *)skb->data);
  2667. /* tr multicast? */
  2668. switch (card->info.link_type) {
  2669. case QETH_LINK_TYPE_HSTR:
  2670. case QETH_LINK_TYPE_LANE_TR:
  2671. if ((hdr_mac == QETH_TR_MAC_NC) ||
  2672. (hdr_mac == QETH_TR_MAC_C))
  2673. return RTN_MULTICAST;
  2674. break;
  2675. /* eth or so multicast? */
  2676. default:
  2677. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  2678. (hdr_mac == QETH_ETH_MAC_V6))
  2679. return RTN_MULTICAST;
  2680. }
  2681. }
  2682. return cast_type;
  2683. }
  2684. EXPORT_SYMBOL_GPL(qeth_get_cast_type);
  2685. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  2686. int ipv, int cast_type)
  2687. {
  2688. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  2689. return card->qdio.default_out_queue;
  2690. switch (card->qdio.no_out_queues) {
  2691. case 4:
  2692. if (cast_type && card->info.is_multicast_different)
  2693. return card->info.is_multicast_different &
  2694. (card->qdio.no_out_queues - 1);
  2695. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  2696. const u8 tos = ip_hdr(skb)->tos;
  2697. if (card->qdio.do_prio_queueing ==
  2698. QETH_PRIO_Q_ING_TOS) {
  2699. if (tos & IP_TOS_NOTIMPORTANT)
  2700. return 3;
  2701. if (tos & IP_TOS_HIGHRELIABILITY)
  2702. return 2;
  2703. if (tos & IP_TOS_HIGHTHROUGHPUT)
  2704. return 1;
  2705. if (tos & IP_TOS_LOWDELAY)
  2706. return 0;
  2707. }
  2708. if (card->qdio.do_prio_queueing ==
  2709. QETH_PRIO_Q_ING_PREC)
  2710. return 3 - (tos >> 6);
  2711. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  2712. /* TODO: IPv6!!! */
  2713. }
  2714. return card->qdio.default_out_queue;
  2715. case 1: /* fallthrough for single-out-queue 1920-device */
  2716. default:
  2717. return card->qdio.default_out_queue;
  2718. }
  2719. }
  2720. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  2721. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  2722. struct sk_buff *skb, int elems)
  2723. {
  2724. int elements_needed = 0;
  2725. if (skb_shinfo(skb)->nr_frags > 0)
  2726. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  2727. if (elements_needed == 0)
  2728. elements_needed = 1 + (((((unsigned long) hdr) % PAGE_SIZE)
  2729. + skb->len) >> PAGE_SHIFT);
  2730. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  2731. PRINT_ERR("Invalid size of IP packet "
  2732. "(Number=%d / Length=%d). Discarded.\n",
  2733. (elements_needed+elems), skb->len);
  2734. return 0;
  2735. }
  2736. return elements_needed;
  2737. }
  2738. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  2739. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  2740. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill)
  2741. {
  2742. int length = skb->len;
  2743. int length_here;
  2744. int element;
  2745. char *data;
  2746. int first_lap ;
  2747. element = *next_element_to_fill;
  2748. data = skb->data;
  2749. first_lap = (is_tso == 0 ? 1 : 0);
  2750. while (length > 0) {
  2751. /* length_here is the remaining amount of data in this page */
  2752. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  2753. if (length < length_here)
  2754. length_here = length;
  2755. buffer->element[element].addr = data;
  2756. buffer->element[element].length = length_here;
  2757. length -= length_here;
  2758. if (!length) {
  2759. if (first_lap)
  2760. buffer->element[element].flags = 0;
  2761. else
  2762. buffer->element[element].flags =
  2763. SBAL_FLAGS_LAST_FRAG;
  2764. } else {
  2765. if (first_lap)
  2766. buffer->element[element].flags =
  2767. SBAL_FLAGS_FIRST_FRAG;
  2768. else
  2769. buffer->element[element].flags =
  2770. SBAL_FLAGS_MIDDLE_FRAG;
  2771. }
  2772. data += length_here;
  2773. element++;
  2774. first_lap = 0;
  2775. }
  2776. *next_element_to_fill = element;
  2777. }
  2778. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  2779. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb)
  2780. {
  2781. struct qdio_buffer *buffer;
  2782. struct qeth_hdr_tso *hdr;
  2783. int flush_cnt = 0, hdr_len, large_send = 0;
  2784. buffer = buf->buffer;
  2785. atomic_inc(&skb->users);
  2786. skb_queue_tail(&buf->skb_list, skb);
  2787. hdr = (struct qeth_hdr_tso *) skb->data;
  2788. /*check first on TSO ....*/
  2789. if (hdr->hdr.hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  2790. int element = buf->next_element_to_fill;
  2791. hdr_len = sizeof(struct qeth_hdr_tso) + hdr->ext.dg_hdr_len;
  2792. /*fill first buffer entry only with header information */
  2793. buffer->element[element].addr = skb->data;
  2794. buffer->element[element].length = hdr_len;
  2795. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2796. buf->next_element_to_fill++;
  2797. skb->data += hdr_len;
  2798. skb->len -= hdr_len;
  2799. large_send = 1;
  2800. }
  2801. if (skb_shinfo(skb)->nr_frags == 0)
  2802. __qeth_fill_buffer(skb, buffer, large_send,
  2803. (int *)&buf->next_element_to_fill);
  2804. else
  2805. __qeth_fill_buffer_frag(skb, buffer, large_send,
  2806. (int *)&buf->next_element_to_fill);
  2807. if (!queue->do_pack) {
  2808. QETH_DBF_TEXT(TRACE, 6, "fillbfnp");
  2809. /* set state to PRIMED -> will be flushed */
  2810. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2811. flush_cnt = 1;
  2812. } else {
  2813. QETH_DBF_TEXT(TRACE, 6, "fillbfpa");
  2814. if (queue->card->options.performance_stats)
  2815. queue->card->perf_stats.skbs_sent_pack++;
  2816. if (buf->next_element_to_fill >=
  2817. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  2818. /*
  2819. * packed buffer if full -> set state PRIMED
  2820. * -> will be flushed
  2821. */
  2822. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2823. flush_cnt = 1;
  2824. }
  2825. }
  2826. return flush_cnt;
  2827. }
  2828. int qeth_do_send_packet_fast(struct qeth_card *card,
  2829. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  2830. struct qeth_hdr *hdr, int elements_needed,
  2831. struct qeth_eddp_context *ctx)
  2832. {
  2833. struct qeth_qdio_out_buffer *buffer;
  2834. int buffers_needed = 0;
  2835. int flush_cnt = 0;
  2836. int index;
  2837. /* spin until we get the queue ... */
  2838. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2839. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2840. /* ... now we've got the queue */
  2841. index = queue->next_buf_to_fill;
  2842. buffer = &queue->bufs[queue->next_buf_to_fill];
  2843. /*
  2844. * check if buffer is empty to make sure that we do not 'overtake'
  2845. * ourselves and try to fill a buffer that is already primed
  2846. */
  2847. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  2848. goto out;
  2849. if (ctx == NULL)
  2850. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  2851. QDIO_MAX_BUFFERS_PER_Q;
  2852. else {
  2853. buffers_needed = qeth_eddp_check_buffers_for_context(queue,
  2854. ctx);
  2855. if (buffers_needed < 0)
  2856. goto out;
  2857. queue->next_buf_to_fill =
  2858. (queue->next_buf_to_fill + buffers_needed) %
  2859. QDIO_MAX_BUFFERS_PER_Q;
  2860. }
  2861. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2862. if (ctx == NULL) {
  2863. qeth_fill_buffer(queue, buffer, skb);
  2864. qeth_flush_buffers(queue, 0, index, 1);
  2865. } else {
  2866. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  2867. WARN_ON(buffers_needed != flush_cnt);
  2868. qeth_flush_buffers(queue, 0, index, flush_cnt);
  2869. }
  2870. return 0;
  2871. out:
  2872. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2873. return -EBUSY;
  2874. }
  2875. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  2876. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  2877. struct sk_buff *skb, struct qeth_hdr *hdr,
  2878. int elements_needed, struct qeth_eddp_context *ctx)
  2879. {
  2880. struct qeth_qdio_out_buffer *buffer;
  2881. int start_index;
  2882. int flush_count = 0;
  2883. int do_pack = 0;
  2884. int tmp;
  2885. int rc = 0;
  2886. /* spin until we get the queue ... */
  2887. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2888. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2889. start_index = queue->next_buf_to_fill;
  2890. buffer = &queue->bufs[queue->next_buf_to_fill];
  2891. /*
  2892. * check if buffer is empty to make sure that we do not 'overtake'
  2893. * ourselves and try to fill a buffer that is already primed
  2894. */
  2895. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  2896. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2897. return -EBUSY;
  2898. }
  2899. /* check if we need to switch packing state of this queue */
  2900. qeth_switch_to_packing_if_needed(queue);
  2901. if (queue->do_pack) {
  2902. do_pack = 1;
  2903. if (ctx == NULL) {
  2904. /* does packet fit in current buffer? */
  2905. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  2906. buffer->next_element_to_fill) < elements_needed) {
  2907. /* ... no -> set state PRIMED */
  2908. atomic_set(&buffer->state,
  2909. QETH_QDIO_BUF_PRIMED);
  2910. flush_count++;
  2911. queue->next_buf_to_fill =
  2912. (queue->next_buf_to_fill + 1) %
  2913. QDIO_MAX_BUFFERS_PER_Q;
  2914. buffer = &queue->bufs[queue->next_buf_to_fill];
  2915. /* we did a step forward, so check buffer state
  2916. * again */
  2917. if (atomic_read(&buffer->state) !=
  2918. QETH_QDIO_BUF_EMPTY){
  2919. qeth_flush_buffers(queue, 0,
  2920. start_index, flush_count);
  2921. atomic_set(&queue->state,
  2922. QETH_OUT_Q_UNLOCKED);
  2923. return -EBUSY;
  2924. }
  2925. }
  2926. } else {
  2927. /* check if we have enough elements (including following
  2928. * free buffers) to handle eddp context */
  2929. if (qeth_eddp_check_buffers_for_context(queue, ctx)
  2930. < 0) {
  2931. if (net_ratelimit())
  2932. PRINT_WARN("eddp tx_dropped 1\n");
  2933. rc = -EBUSY;
  2934. goto out;
  2935. }
  2936. }
  2937. }
  2938. if (ctx == NULL)
  2939. tmp = qeth_fill_buffer(queue, buffer, skb);
  2940. else {
  2941. tmp = qeth_eddp_fill_buffer(queue, ctx,
  2942. queue->next_buf_to_fill);
  2943. if (tmp < 0) {
  2944. PRINT_ERR("eddp tx_dropped 2\n");
  2945. rc = -EBUSY;
  2946. goto out;
  2947. }
  2948. }
  2949. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  2950. QDIO_MAX_BUFFERS_PER_Q;
  2951. flush_count += tmp;
  2952. out:
  2953. if (flush_count)
  2954. qeth_flush_buffers(queue, 0, start_index, flush_count);
  2955. else if (!atomic_read(&queue->set_pci_flags_count))
  2956. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  2957. /*
  2958. * queue->state will go from LOCKED -> UNLOCKED or from
  2959. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  2960. * (switch packing state or flush buffer to get another pci flag out).
  2961. * In that case we will enter this loop
  2962. */
  2963. while (atomic_dec_return(&queue->state)) {
  2964. flush_count = 0;
  2965. start_index = queue->next_buf_to_fill;
  2966. /* check if we can go back to non-packing state */
  2967. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  2968. /*
  2969. * check if we need to flush a packing buffer to get a pci
  2970. * flag out on the queue
  2971. */
  2972. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  2973. flush_count += qeth_flush_buffers_on_no_pci(queue);
  2974. if (flush_count)
  2975. qeth_flush_buffers(queue, 0, start_index, flush_count);
  2976. }
  2977. /* at this point the queue is UNLOCKED again */
  2978. if (queue->card->options.performance_stats && do_pack)
  2979. queue->card->perf_stats.bufs_sent_pack += flush_count;
  2980. return rc;
  2981. }
  2982. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  2983. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  2984. struct qeth_reply *reply, unsigned long data)
  2985. {
  2986. struct qeth_ipa_cmd *cmd;
  2987. struct qeth_ipacmd_setadpparms *setparms;
  2988. QETH_DBF_TEXT(TRACE, 4, "prmadpcb");
  2989. cmd = (struct qeth_ipa_cmd *) data;
  2990. setparms = &(cmd->data.setadapterparms);
  2991. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2992. if (cmd->hdr.return_code) {
  2993. QETH_DBF_TEXT_(TRACE, 4, "prmrc%2.2x", cmd->hdr.return_code);
  2994. setparms->data.mode = SET_PROMISC_MODE_OFF;
  2995. }
  2996. card->info.promisc_mode = setparms->data.mode;
  2997. return 0;
  2998. }
  2999. void qeth_setadp_promisc_mode(struct qeth_card *card)
  3000. {
  3001. enum qeth_ipa_promisc_modes mode;
  3002. struct net_device *dev = card->dev;
  3003. struct qeth_cmd_buffer *iob;
  3004. struct qeth_ipa_cmd *cmd;
  3005. QETH_DBF_TEXT(TRACE, 4, "setprom");
  3006. if (((dev->flags & IFF_PROMISC) &&
  3007. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  3008. (!(dev->flags & IFF_PROMISC) &&
  3009. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3010. return;
  3011. mode = SET_PROMISC_MODE_OFF;
  3012. if (dev->flags & IFF_PROMISC)
  3013. mode = SET_PROMISC_MODE_ON;
  3014. QETH_DBF_TEXT_(TRACE, 4, "mode:%x", mode);
  3015. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3016. sizeof(struct qeth_ipacmd_setadpparms));
  3017. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3018. cmd->data.setadapterparms.data.mode = mode;
  3019. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3020. }
  3021. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3022. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3023. {
  3024. struct qeth_card *card;
  3025. char dbf_text[15];
  3026. card = netdev_priv(dev);
  3027. QETH_DBF_TEXT(TRACE, 4, "chgmtu");
  3028. sprintf(dbf_text, "%8x", new_mtu);
  3029. QETH_DBF_TEXT(TRACE, 4, dbf_text);
  3030. if (new_mtu < 64)
  3031. return -EINVAL;
  3032. if (new_mtu > 65535)
  3033. return -EINVAL;
  3034. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3035. (!qeth_mtu_is_valid(card, new_mtu)))
  3036. return -EINVAL;
  3037. dev->mtu = new_mtu;
  3038. return 0;
  3039. }
  3040. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3041. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3042. {
  3043. struct qeth_card *card;
  3044. card = netdev_priv(dev);
  3045. QETH_DBF_TEXT(TRACE, 5, "getstat");
  3046. return &card->stats;
  3047. }
  3048. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3049. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3050. struct qeth_reply *reply, unsigned long data)
  3051. {
  3052. struct qeth_ipa_cmd *cmd;
  3053. QETH_DBF_TEXT(TRACE, 4, "chgmaccb");
  3054. cmd = (struct qeth_ipa_cmd *) data;
  3055. if (!card->options.layer2 ||
  3056. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3057. memcpy(card->dev->dev_addr,
  3058. &cmd->data.setadapterparms.data.change_addr.addr,
  3059. OSA_ADDR_LEN);
  3060. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3061. }
  3062. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3063. return 0;
  3064. }
  3065. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3066. {
  3067. int rc;
  3068. struct qeth_cmd_buffer *iob;
  3069. struct qeth_ipa_cmd *cmd;
  3070. QETH_DBF_TEXT(TRACE, 4, "chgmac");
  3071. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3072. sizeof(struct qeth_ipacmd_setadpparms));
  3073. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3074. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3075. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3076. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3077. card->dev->dev_addr, OSA_ADDR_LEN);
  3078. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3079. NULL);
  3080. return rc;
  3081. }
  3082. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3083. void qeth_tx_timeout(struct net_device *dev)
  3084. {
  3085. struct qeth_card *card;
  3086. card = netdev_priv(dev);
  3087. card->stats.tx_errors++;
  3088. qeth_schedule_recovery(card);
  3089. }
  3090. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3091. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3092. {
  3093. struct qeth_card *card = netdev_priv(dev);
  3094. int rc = 0;
  3095. switch (regnum) {
  3096. case MII_BMCR: /* Basic mode control register */
  3097. rc = BMCR_FULLDPLX;
  3098. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3099. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3100. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3101. rc |= BMCR_SPEED100;
  3102. break;
  3103. case MII_BMSR: /* Basic mode status register */
  3104. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3105. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3106. BMSR_100BASE4;
  3107. break;
  3108. case MII_PHYSID1: /* PHYS ID 1 */
  3109. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3110. dev->dev_addr[2];
  3111. rc = (rc >> 5) & 0xFFFF;
  3112. break;
  3113. case MII_PHYSID2: /* PHYS ID 2 */
  3114. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3115. break;
  3116. case MII_ADVERTISE: /* Advertisement control reg */
  3117. rc = ADVERTISE_ALL;
  3118. break;
  3119. case MII_LPA: /* Link partner ability reg */
  3120. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3121. LPA_100BASE4 | LPA_LPACK;
  3122. break;
  3123. case MII_EXPANSION: /* Expansion register */
  3124. break;
  3125. case MII_DCOUNTER: /* disconnect counter */
  3126. break;
  3127. case MII_FCSCOUNTER: /* false carrier counter */
  3128. break;
  3129. case MII_NWAYTEST: /* N-way auto-neg test register */
  3130. break;
  3131. case MII_RERRCOUNTER: /* rx error counter */
  3132. rc = card->stats.rx_errors;
  3133. break;
  3134. case MII_SREVISION: /* silicon revision */
  3135. break;
  3136. case MII_RESV1: /* reserved 1 */
  3137. break;
  3138. case MII_LBRERROR: /* loopback, rx, bypass error */
  3139. break;
  3140. case MII_PHYADDR: /* physical address */
  3141. break;
  3142. case MII_RESV2: /* reserved 2 */
  3143. break;
  3144. case MII_TPISTATUS: /* TPI status for 10mbps */
  3145. break;
  3146. case MII_NCONFIG: /* network interface config */
  3147. break;
  3148. default:
  3149. break;
  3150. }
  3151. return rc;
  3152. }
  3153. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3154. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3155. struct qeth_cmd_buffer *iob, int len,
  3156. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3157. unsigned long),
  3158. void *reply_param)
  3159. {
  3160. u16 s1, s2;
  3161. QETH_DBF_TEXT(TRACE, 4, "sendsnmp");
  3162. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3163. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3164. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3165. /* adjust PDU length fields in IPA_PDU_HEADER */
  3166. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3167. s2 = (u32) len;
  3168. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3169. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3170. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3171. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3172. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3173. reply_cb, reply_param);
  3174. }
  3175. static int qeth_snmp_command_cb(struct qeth_card *card,
  3176. struct qeth_reply *reply, unsigned long sdata)
  3177. {
  3178. struct qeth_ipa_cmd *cmd;
  3179. struct qeth_arp_query_info *qinfo;
  3180. struct qeth_snmp_cmd *snmp;
  3181. unsigned char *data;
  3182. __u16 data_len;
  3183. QETH_DBF_TEXT(TRACE, 3, "snpcmdcb");
  3184. cmd = (struct qeth_ipa_cmd *) sdata;
  3185. data = (unsigned char *)((char *)cmd - reply->offset);
  3186. qinfo = (struct qeth_arp_query_info *) reply->param;
  3187. snmp = &cmd->data.setadapterparms.data.snmp;
  3188. if (cmd->hdr.return_code) {
  3189. QETH_DBF_TEXT_(TRACE, 4, "scer1%i", cmd->hdr.return_code);
  3190. return 0;
  3191. }
  3192. if (cmd->data.setadapterparms.hdr.return_code) {
  3193. cmd->hdr.return_code =
  3194. cmd->data.setadapterparms.hdr.return_code;
  3195. QETH_DBF_TEXT_(TRACE, 4, "scer2%i", cmd->hdr.return_code);
  3196. return 0;
  3197. }
  3198. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3199. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3200. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3201. else
  3202. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3203. /* check if there is enough room in userspace */
  3204. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3205. QETH_DBF_TEXT_(TRACE, 4, "scer3%i", -ENOMEM);
  3206. cmd->hdr.return_code = -ENOMEM;
  3207. return 0;
  3208. }
  3209. QETH_DBF_TEXT_(TRACE, 4, "snore%i",
  3210. cmd->data.setadapterparms.hdr.used_total);
  3211. QETH_DBF_TEXT_(TRACE, 4, "sseqn%i",
  3212. cmd->data.setadapterparms.hdr.seq_no);
  3213. /*copy entries to user buffer*/
  3214. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3215. memcpy(qinfo->udata + qinfo->udata_offset,
  3216. (char *)snmp,
  3217. data_len + offsetof(struct qeth_snmp_cmd, data));
  3218. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3219. } else {
  3220. memcpy(qinfo->udata + qinfo->udata_offset,
  3221. (char *)&snmp->request, data_len);
  3222. }
  3223. qinfo->udata_offset += data_len;
  3224. /* check if all replies received ... */
  3225. QETH_DBF_TEXT_(TRACE, 4, "srtot%i",
  3226. cmd->data.setadapterparms.hdr.used_total);
  3227. QETH_DBF_TEXT_(TRACE, 4, "srseq%i",
  3228. cmd->data.setadapterparms.hdr.seq_no);
  3229. if (cmd->data.setadapterparms.hdr.seq_no <
  3230. cmd->data.setadapterparms.hdr.used_total)
  3231. return 1;
  3232. return 0;
  3233. }
  3234. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3235. {
  3236. struct qeth_cmd_buffer *iob;
  3237. struct qeth_ipa_cmd *cmd;
  3238. struct qeth_snmp_ureq *ureq;
  3239. int req_len;
  3240. struct qeth_arp_query_info qinfo = {0, };
  3241. int rc = 0;
  3242. QETH_DBF_TEXT(TRACE, 3, "snmpcmd");
  3243. if (card->info.guestlan)
  3244. return -EOPNOTSUPP;
  3245. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3246. (!card->options.layer2)) {
  3247. PRINT_WARN("SNMP Query MIBS not supported "
  3248. "on %s!\n", QETH_CARD_IFNAME(card));
  3249. return -EOPNOTSUPP;
  3250. }
  3251. /* skip 4 bytes (data_len struct member) to get req_len */
  3252. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3253. return -EFAULT;
  3254. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  3255. if (!ureq) {
  3256. QETH_DBF_TEXT(TRACE, 2, "snmpnome");
  3257. return -ENOMEM;
  3258. }
  3259. if (copy_from_user(ureq, udata,
  3260. req_len + sizeof(struct qeth_snmp_ureq_hdr))) {
  3261. kfree(ureq);
  3262. return -EFAULT;
  3263. }
  3264. qinfo.udata_len = ureq->hdr.data_len;
  3265. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3266. if (!qinfo.udata) {
  3267. kfree(ureq);
  3268. return -ENOMEM;
  3269. }
  3270. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3271. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3272. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3273. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3274. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3275. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3276. qeth_snmp_command_cb, (void *)&qinfo);
  3277. if (rc)
  3278. PRINT_WARN("SNMP command failed on %s: (0x%x)\n",
  3279. QETH_CARD_IFNAME(card), rc);
  3280. else {
  3281. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3282. rc = -EFAULT;
  3283. }
  3284. kfree(ureq);
  3285. kfree(qinfo.udata);
  3286. return rc;
  3287. }
  3288. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3289. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3290. {
  3291. switch (card->info.type) {
  3292. case QETH_CARD_TYPE_IQD:
  3293. return 2;
  3294. default:
  3295. return 0;
  3296. }
  3297. }
  3298. static int qeth_qdio_establish(struct qeth_card *card)
  3299. {
  3300. struct qdio_initialize init_data;
  3301. char *qib_param_field;
  3302. struct qdio_buffer **in_sbal_ptrs;
  3303. struct qdio_buffer **out_sbal_ptrs;
  3304. int i, j, k;
  3305. int rc = 0;
  3306. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3307. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3308. GFP_KERNEL);
  3309. if (!qib_param_field)
  3310. return -ENOMEM;
  3311. qeth_create_qib_param_field(card, qib_param_field);
  3312. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3313. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3314. GFP_KERNEL);
  3315. if (!in_sbal_ptrs) {
  3316. kfree(qib_param_field);
  3317. return -ENOMEM;
  3318. }
  3319. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3320. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3321. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3322. out_sbal_ptrs =
  3323. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3324. sizeof(void *), GFP_KERNEL);
  3325. if (!out_sbal_ptrs) {
  3326. kfree(in_sbal_ptrs);
  3327. kfree(qib_param_field);
  3328. return -ENOMEM;
  3329. }
  3330. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3331. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  3332. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  3333. card->qdio.out_qs[i]->bufs[j].buffer);
  3334. }
  3335. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3336. init_data.cdev = CARD_DDEV(card);
  3337. init_data.q_format = qeth_get_qdio_q_format(card);
  3338. init_data.qib_param_field_format = 0;
  3339. init_data.qib_param_field = qib_param_field;
  3340. init_data.min_input_threshold = QETH_MIN_INPUT_THRESHOLD;
  3341. init_data.max_input_threshold = QETH_MAX_INPUT_THRESHOLD;
  3342. init_data.min_output_threshold = QETH_MIN_OUTPUT_THRESHOLD;
  3343. init_data.max_output_threshold = QETH_MAX_OUTPUT_THRESHOLD;
  3344. init_data.no_input_qs = 1;
  3345. init_data.no_output_qs = card->qdio.no_out_queues;
  3346. init_data.input_handler = card->discipline.input_handler;
  3347. init_data.output_handler = card->discipline.output_handler;
  3348. init_data.int_parm = (unsigned long) card;
  3349. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3350. QDIO_OUTBOUND_0COPY_SBALS |
  3351. QDIO_USE_OUTBOUND_PCIS;
  3352. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3353. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3354. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3355. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  3356. rc = qdio_initialize(&init_data);
  3357. if (rc)
  3358. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3359. }
  3360. kfree(out_sbal_ptrs);
  3361. kfree(in_sbal_ptrs);
  3362. kfree(qib_param_field);
  3363. return rc;
  3364. }
  3365. static void qeth_core_free_card(struct qeth_card *card)
  3366. {
  3367. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  3368. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  3369. qeth_clean_channel(&card->read);
  3370. qeth_clean_channel(&card->write);
  3371. if (card->dev)
  3372. free_netdev(card->dev);
  3373. kfree(card->ip_tbd_list);
  3374. qeth_free_qdio_buffers(card);
  3375. kfree(card);
  3376. }
  3377. static struct ccw_device_id qeth_ids[] = {
  3378. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  3379. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  3380. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  3381. {},
  3382. };
  3383. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  3384. static struct ccw_driver qeth_ccw_driver = {
  3385. .name = "qeth",
  3386. .ids = qeth_ids,
  3387. .probe = ccwgroup_probe_ccwdev,
  3388. .remove = ccwgroup_remove_ccwdev,
  3389. };
  3390. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  3391. unsigned long driver_id)
  3392. {
  3393. return ccwgroup_create_from_string(root_dev, driver_id,
  3394. &qeth_ccw_driver, 3, buf);
  3395. }
  3396. int qeth_core_hardsetup_card(struct qeth_card *card)
  3397. {
  3398. int retries = 3;
  3399. int mpno;
  3400. int rc;
  3401. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  3402. atomic_set(&card->force_alloc_skb, 0);
  3403. retry:
  3404. if (retries < 3) {
  3405. PRINT_WARN("Retrying to do IDX activates.\n");
  3406. ccw_device_set_offline(CARD_DDEV(card));
  3407. ccw_device_set_offline(CARD_WDEV(card));
  3408. ccw_device_set_offline(CARD_RDEV(card));
  3409. ccw_device_set_online(CARD_RDEV(card));
  3410. ccw_device_set_online(CARD_WDEV(card));
  3411. ccw_device_set_online(CARD_DDEV(card));
  3412. }
  3413. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  3414. if (rc == -ERESTARTSYS) {
  3415. QETH_DBF_TEXT(SETUP, 2, "break1");
  3416. return rc;
  3417. } else if (rc) {
  3418. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  3419. if (--retries < 0)
  3420. goto out;
  3421. else
  3422. goto retry;
  3423. }
  3424. rc = qeth_get_unitaddr(card);
  3425. if (rc) {
  3426. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3427. return rc;
  3428. }
  3429. mpno = QETH_MAX_PORTNO;
  3430. if (card->info.portno > mpno) {
  3431. PRINT_ERR("Device %s does not offer port number %d \n.",
  3432. CARD_BUS_ID(card), card->info.portno);
  3433. rc = -ENODEV;
  3434. goto out;
  3435. }
  3436. qeth_init_tokens(card);
  3437. qeth_init_func_level(card);
  3438. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  3439. if (rc == -ERESTARTSYS) {
  3440. QETH_DBF_TEXT(SETUP, 2, "break2");
  3441. return rc;
  3442. } else if (rc) {
  3443. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3444. if (--retries < 0)
  3445. goto out;
  3446. else
  3447. goto retry;
  3448. }
  3449. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  3450. if (rc == -ERESTARTSYS) {
  3451. QETH_DBF_TEXT(SETUP, 2, "break3");
  3452. return rc;
  3453. } else if (rc) {
  3454. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  3455. if (--retries < 0)
  3456. goto out;
  3457. else
  3458. goto retry;
  3459. }
  3460. rc = qeth_mpc_initialize(card);
  3461. if (rc) {
  3462. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3463. goto out;
  3464. }
  3465. return 0;
  3466. out:
  3467. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  3468. return rc;
  3469. }
  3470. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  3471. static inline int qeth_create_skb_frag(struct qdio_buffer_element *element,
  3472. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  3473. {
  3474. struct page *page = virt_to_page(element->addr);
  3475. if (*pskb == NULL) {
  3476. /* the upper protocol layers assume that there is data in the
  3477. * skb itself. Copy a small amount (64 bytes) to make them
  3478. * happy. */
  3479. *pskb = dev_alloc_skb(64 + ETH_HLEN);
  3480. if (!(*pskb))
  3481. return -ENOMEM;
  3482. skb_reserve(*pskb, ETH_HLEN);
  3483. if (data_len <= 64) {
  3484. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  3485. data_len);
  3486. } else {
  3487. get_page(page);
  3488. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  3489. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  3490. data_len - 64);
  3491. (*pskb)->data_len += data_len - 64;
  3492. (*pskb)->len += data_len - 64;
  3493. (*pskb)->truesize += data_len - 64;
  3494. (*pfrag)++;
  3495. }
  3496. } else {
  3497. get_page(page);
  3498. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  3499. (*pskb)->data_len += data_len;
  3500. (*pskb)->len += data_len;
  3501. (*pskb)->truesize += data_len;
  3502. (*pfrag)++;
  3503. }
  3504. return 0;
  3505. }
  3506. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  3507. struct qdio_buffer *buffer,
  3508. struct qdio_buffer_element **__element, int *__offset,
  3509. struct qeth_hdr **hdr)
  3510. {
  3511. struct qdio_buffer_element *element = *__element;
  3512. int offset = *__offset;
  3513. struct sk_buff *skb = NULL;
  3514. int skb_len;
  3515. void *data_ptr;
  3516. int data_len;
  3517. int headroom = 0;
  3518. int use_rx_sg = 0;
  3519. int frag = 0;
  3520. /* qeth_hdr must not cross element boundaries */
  3521. if (element->length < offset + sizeof(struct qeth_hdr)) {
  3522. if (qeth_is_last_sbale(element))
  3523. return NULL;
  3524. element++;
  3525. offset = 0;
  3526. if (element->length < sizeof(struct qeth_hdr))
  3527. return NULL;
  3528. }
  3529. *hdr = element->addr + offset;
  3530. offset += sizeof(struct qeth_hdr);
  3531. if (card->options.layer2) {
  3532. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3533. skb_len = (*hdr)->hdr.osn.pdu_length;
  3534. headroom = sizeof(struct qeth_hdr);
  3535. } else {
  3536. skb_len = (*hdr)->hdr.l2.pkt_length;
  3537. }
  3538. } else {
  3539. skb_len = (*hdr)->hdr.l3.length;
  3540. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  3541. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  3542. headroom = TR_HLEN;
  3543. else
  3544. headroom = ETH_HLEN;
  3545. }
  3546. if (!skb_len)
  3547. return NULL;
  3548. if ((skb_len >= card->options.rx_sg_cb) &&
  3549. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  3550. (!atomic_read(&card->force_alloc_skb))) {
  3551. use_rx_sg = 1;
  3552. } else {
  3553. skb = dev_alloc_skb(skb_len + headroom);
  3554. if (!skb)
  3555. goto no_mem;
  3556. if (headroom)
  3557. skb_reserve(skb, headroom);
  3558. }
  3559. data_ptr = element->addr + offset;
  3560. while (skb_len) {
  3561. data_len = min(skb_len, (int)(element->length - offset));
  3562. if (data_len) {
  3563. if (use_rx_sg) {
  3564. if (qeth_create_skb_frag(element, &skb, offset,
  3565. &frag, data_len))
  3566. goto no_mem;
  3567. } else {
  3568. memcpy(skb_put(skb, data_len), data_ptr,
  3569. data_len);
  3570. }
  3571. }
  3572. skb_len -= data_len;
  3573. if (skb_len) {
  3574. if (qeth_is_last_sbale(element)) {
  3575. QETH_DBF_TEXT(TRACE, 4, "unexeob");
  3576. QETH_DBF_TEXT_(TRACE, 4, "%s",
  3577. CARD_BUS_ID(card));
  3578. QETH_DBF_TEXT(QERR, 2, "unexeob");
  3579. QETH_DBF_TEXT_(QERR, 2, "%s",
  3580. CARD_BUS_ID(card));
  3581. QETH_DBF_HEX(MISC, 4, buffer, sizeof(*buffer));
  3582. dev_kfree_skb_any(skb);
  3583. card->stats.rx_errors++;
  3584. return NULL;
  3585. }
  3586. element++;
  3587. offset = 0;
  3588. data_ptr = element->addr;
  3589. } else {
  3590. offset += data_len;
  3591. }
  3592. }
  3593. *__element = element;
  3594. *__offset = offset;
  3595. if (use_rx_sg && card->options.performance_stats) {
  3596. card->perf_stats.sg_skbs_rx++;
  3597. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  3598. }
  3599. return skb;
  3600. no_mem:
  3601. if (net_ratelimit()) {
  3602. PRINT_WARN("No memory for packet received on %s.\n",
  3603. QETH_CARD_IFNAME(card));
  3604. QETH_DBF_TEXT(TRACE, 2, "noskbmem");
  3605. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  3606. }
  3607. card->stats.rx_dropped++;
  3608. return NULL;
  3609. }
  3610. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  3611. static void qeth_unregister_dbf_views(void)
  3612. {
  3613. int x;
  3614. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3615. debug_unregister(qeth_dbf[x].id);
  3616. qeth_dbf[x].id = NULL;
  3617. }
  3618. }
  3619. void qeth_dbf_longtext(enum qeth_dbf_names dbf_nix, int level, char *text, ...)
  3620. {
  3621. char dbf_txt_buf[32];
  3622. if (level > (qeth_dbf[dbf_nix].id)->level)
  3623. return;
  3624. snprintf(dbf_txt_buf, sizeof(dbf_txt_buf), text);
  3625. debug_text_event(qeth_dbf[dbf_nix].id, level, dbf_txt_buf);
  3626. }
  3627. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  3628. static int qeth_register_dbf_views(void)
  3629. {
  3630. int ret;
  3631. int x;
  3632. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3633. /* register the areas */
  3634. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  3635. qeth_dbf[x].pages,
  3636. qeth_dbf[x].areas,
  3637. qeth_dbf[x].len);
  3638. if (qeth_dbf[x].id == NULL) {
  3639. qeth_unregister_dbf_views();
  3640. return -ENOMEM;
  3641. }
  3642. /* register a view */
  3643. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  3644. if (ret) {
  3645. qeth_unregister_dbf_views();
  3646. return ret;
  3647. }
  3648. /* set a passing level */
  3649. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  3650. }
  3651. return 0;
  3652. }
  3653. int qeth_core_load_discipline(struct qeth_card *card,
  3654. enum qeth_discipline_id discipline)
  3655. {
  3656. int rc = 0;
  3657. switch (discipline) {
  3658. case QETH_DISCIPLINE_LAYER3:
  3659. card->discipline.ccwgdriver = try_then_request_module(
  3660. symbol_get(qeth_l3_ccwgroup_driver),
  3661. "qeth_l3");
  3662. break;
  3663. case QETH_DISCIPLINE_LAYER2:
  3664. card->discipline.ccwgdriver = try_then_request_module(
  3665. symbol_get(qeth_l2_ccwgroup_driver),
  3666. "qeth_l2");
  3667. break;
  3668. }
  3669. if (!card->discipline.ccwgdriver) {
  3670. PRINT_ERR("Support for discipline %d not present\n",
  3671. discipline);
  3672. rc = -EINVAL;
  3673. }
  3674. return rc;
  3675. }
  3676. void qeth_core_free_discipline(struct qeth_card *card)
  3677. {
  3678. if (card->options.layer2)
  3679. symbol_put(qeth_l2_ccwgroup_driver);
  3680. else
  3681. symbol_put(qeth_l3_ccwgroup_driver);
  3682. card->discipline.ccwgdriver = NULL;
  3683. }
  3684. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  3685. {
  3686. struct qeth_card *card;
  3687. struct device *dev;
  3688. int rc;
  3689. unsigned long flags;
  3690. QETH_DBF_TEXT(SETUP, 2, "probedev");
  3691. dev = &gdev->dev;
  3692. if (!get_device(dev))
  3693. return -ENODEV;
  3694. QETH_DBF_TEXT_(SETUP, 2, "%s", gdev->dev.bus_id);
  3695. card = qeth_alloc_card();
  3696. if (!card) {
  3697. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  3698. rc = -ENOMEM;
  3699. goto err_dev;
  3700. }
  3701. card->read.ccwdev = gdev->cdev[0];
  3702. card->write.ccwdev = gdev->cdev[1];
  3703. card->data.ccwdev = gdev->cdev[2];
  3704. dev_set_drvdata(&gdev->dev, card);
  3705. card->gdev = gdev;
  3706. gdev->cdev[0]->handler = qeth_irq;
  3707. gdev->cdev[1]->handler = qeth_irq;
  3708. gdev->cdev[2]->handler = qeth_irq;
  3709. rc = qeth_determine_card_type(card);
  3710. if (rc) {
  3711. PRINT_WARN("%s: not a valid card type\n", __func__);
  3712. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3713. goto err_card;
  3714. }
  3715. rc = qeth_setup_card(card);
  3716. if (rc) {
  3717. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3718. goto err_card;
  3719. }
  3720. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3721. rc = qeth_core_create_osn_attributes(dev);
  3722. if (rc)
  3723. goto err_card;
  3724. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  3725. if (rc) {
  3726. qeth_core_remove_osn_attributes(dev);
  3727. goto err_card;
  3728. }
  3729. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3730. if (rc) {
  3731. qeth_core_free_discipline(card);
  3732. qeth_core_remove_osn_attributes(dev);
  3733. goto err_card;
  3734. }
  3735. } else {
  3736. rc = qeth_core_create_device_attributes(dev);
  3737. if (rc)
  3738. goto err_card;
  3739. }
  3740. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3741. list_add_tail(&card->list, &qeth_core_card_list.list);
  3742. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3743. return 0;
  3744. err_card:
  3745. qeth_core_free_card(card);
  3746. err_dev:
  3747. put_device(dev);
  3748. return rc;
  3749. }
  3750. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  3751. {
  3752. unsigned long flags;
  3753. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3754. if (card->discipline.ccwgdriver) {
  3755. card->discipline.ccwgdriver->remove(gdev);
  3756. qeth_core_free_discipline(card);
  3757. }
  3758. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3759. qeth_core_remove_osn_attributes(&gdev->dev);
  3760. } else {
  3761. qeth_core_remove_device_attributes(&gdev->dev);
  3762. }
  3763. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3764. list_del(&card->list);
  3765. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3766. qeth_core_free_card(card);
  3767. dev_set_drvdata(&gdev->dev, NULL);
  3768. put_device(&gdev->dev);
  3769. return;
  3770. }
  3771. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  3772. {
  3773. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3774. int rc = 0;
  3775. int def_discipline;
  3776. if (!card->discipline.ccwgdriver) {
  3777. if (card->info.type == QETH_CARD_TYPE_IQD)
  3778. def_discipline = QETH_DISCIPLINE_LAYER3;
  3779. else
  3780. def_discipline = QETH_DISCIPLINE_LAYER2;
  3781. rc = qeth_core_load_discipline(card, def_discipline);
  3782. if (rc)
  3783. goto err;
  3784. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3785. if (rc)
  3786. goto err;
  3787. }
  3788. rc = card->discipline.ccwgdriver->set_online(gdev);
  3789. err:
  3790. return rc;
  3791. }
  3792. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  3793. {
  3794. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3795. return card->discipline.ccwgdriver->set_offline(gdev);
  3796. }
  3797. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  3798. {
  3799. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3800. if (card->discipline.ccwgdriver &&
  3801. card->discipline.ccwgdriver->shutdown)
  3802. card->discipline.ccwgdriver->shutdown(gdev);
  3803. }
  3804. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  3805. .owner = THIS_MODULE,
  3806. .name = "qeth",
  3807. .driver_id = 0xD8C5E3C8,
  3808. .probe = qeth_core_probe_device,
  3809. .remove = qeth_core_remove_device,
  3810. .set_online = qeth_core_set_online,
  3811. .set_offline = qeth_core_set_offline,
  3812. .shutdown = qeth_core_shutdown,
  3813. };
  3814. static ssize_t
  3815. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  3816. size_t count)
  3817. {
  3818. int err;
  3819. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  3820. qeth_core_ccwgroup_driver.driver_id);
  3821. if (err)
  3822. return err;
  3823. else
  3824. return count;
  3825. }
  3826. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  3827. static struct {
  3828. const char str[ETH_GSTRING_LEN];
  3829. } qeth_ethtool_stats_keys[] = {
  3830. /* 0 */{"rx skbs"},
  3831. {"rx buffers"},
  3832. {"tx skbs"},
  3833. {"tx buffers"},
  3834. {"tx skbs no packing"},
  3835. {"tx buffers no packing"},
  3836. {"tx skbs packing"},
  3837. {"tx buffers packing"},
  3838. {"tx sg skbs"},
  3839. {"tx sg frags"},
  3840. /* 10 */{"rx sg skbs"},
  3841. {"rx sg frags"},
  3842. {"rx sg page allocs"},
  3843. {"tx large kbytes"},
  3844. {"tx large count"},
  3845. {"tx pk state ch n->p"},
  3846. {"tx pk state ch p->n"},
  3847. {"tx pk watermark low"},
  3848. {"tx pk watermark high"},
  3849. {"queue 0 buffer usage"},
  3850. /* 20 */{"queue 1 buffer usage"},
  3851. {"queue 2 buffer usage"},
  3852. {"queue 3 buffer usage"},
  3853. {"rx handler time"},
  3854. {"rx handler count"},
  3855. {"rx do_QDIO time"},
  3856. {"rx do_QDIO count"},
  3857. {"tx handler time"},
  3858. {"tx handler count"},
  3859. {"tx time"},
  3860. /* 30 */{"tx count"},
  3861. {"tx do_QDIO time"},
  3862. {"tx do_QDIO count"},
  3863. };
  3864. int qeth_core_get_stats_count(struct net_device *dev)
  3865. {
  3866. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  3867. }
  3868. EXPORT_SYMBOL_GPL(qeth_core_get_stats_count);
  3869. void qeth_core_get_ethtool_stats(struct net_device *dev,
  3870. struct ethtool_stats *stats, u64 *data)
  3871. {
  3872. struct qeth_card *card = netdev_priv(dev);
  3873. data[0] = card->stats.rx_packets -
  3874. card->perf_stats.initial_rx_packets;
  3875. data[1] = card->perf_stats.bufs_rec;
  3876. data[2] = card->stats.tx_packets -
  3877. card->perf_stats.initial_tx_packets;
  3878. data[3] = card->perf_stats.bufs_sent;
  3879. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  3880. - card->perf_stats.skbs_sent_pack;
  3881. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  3882. data[6] = card->perf_stats.skbs_sent_pack;
  3883. data[7] = card->perf_stats.bufs_sent_pack;
  3884. data[8] = card->perf_stats.sg_skbs_sent;
  3885. data[9] = card->perf_stats.sg_frags_sent;
  3886. data[10] = card->perf_stats.sg_skbs_rx;
  3887. data[11] = card->perf_stats.sg_frags_rx;
  3888. data[12] = card->perf_stats.sg_alloc_page_rx;
  3889. data[13] = (card->perf_stats.large_send_bytes >> 10);
  3890. data[14] = card->perf_stats.large_send_cnt;
  3891. data[15] = card->perf_stats.sc_dp_p;
  3892. data[16] = card->perf_stats.sc_p_dp;
  3893. data[17] = QETH_LOW_WATERMARK_PACK;
  3894. data[18] = QETH_HIGH_WATERMARK_PACK;
  3895. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  3896. data[20] = (card->qdio.no_out_queues > 1) ?
  3897. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  3898. data[21] = (card->qdio.no_out_queues > 2) ?
  3899. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  3900. data[22] = (card->qdio.no_out_queues > 3) ?
  3901. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  3902. data[23] = card->perf_stats.inbound_time;
  3903. data[24] = card->perf_stats.inbound_cnt;
  3904. data[25] = card->perf_stats.inbound_do_qdio_time;
  3905. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  3906. data[27] = card->perf_stats.outbound_handler_time;
  3907. data[28] = card->perf_stats.outbound_handler_cnt;
  3908. data[29] = card->perf_stats.outbound_time;
  3909. data[30] = card->perf_stats.outbound_cnt;
  3910. data[31] = card->perf_stats.outbound_do_qdio_time;
  3911. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  3912. }
  3913. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  3914. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  3915. {
  3916. switch (stringset) {
  3917. case ETH_SS_STATS:
  3918. memcpy(data, &qeth_ethtool_stats_keys,
  3919. sizeof(qeth_ethtool_stats_keys));
  3920. break;
  3921. default:
  3922. WARN_ON(1);
  3923. break;
  3924. }
  3925. }
  3926. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  3927. void qeth_core_get_drvinfo(struct net_device *dev,
  3928. struct ethtool_drvinfo *info)
  3929. {
  3930. struct qeth_card *card = netdev_priv(dev);
  3931. if (card->options.layer2)
  3932. strcpy(info->driver, "qeth_l2");
  3933. else
  3934. strcpy(info->driver, "qeth_l3");
  3935. strcpy(info->version, "1.0");
  3936. strcpy(info->fw_version, card->info.mcl_level);
  3937. sprintf(info->bus_info, "%s/%s/%s",
  3938. CARD_RDEV_ID(card),
  3939. CARD_WDEV_ID(card),
  3940. CARD_DDEV_ID(card));
  3941. }
  3942. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  3943. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  3944. struct ethtool_cmd *ecmd)
  3945. {
  3946. struct qeth_card *card = netdev_priv(netdev);
  3947. enum qeth_link_types link_type;
  3948. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  3949. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  3950. else
  3951. link_type = card->info.link_type;
  3952. ecmd->transceiver = XCVR_INTERNAL;
  3953. ecmd->supported = SUPPORTED_Autoneg;
  3954. ecmd->advertising = ADVERTISED_Autoneg;
  3955. ecmd->duplex = DUPLEX_FULL;
  3956. ecmd->autoneg = AUTONEG_ENABLE;
  3957. switch (link_type) {
  3958. case QETH_LINK_TYPE_FAST_ETH:
  3959. case QETH_LINK_TYPE_LANE_ETH100:
  3960. ecmd->supported |= SUPPORTED_10baseT_Half |
  3961. SUPPORTED_10baseT_Full |
  3962. SUPPORTED_100baseT_Half |
  3963. SUPPORTED_100baseT_Full |
  3964. SUPPORTED_TP;
  3965. ecmd->advertising |= ADVERTISED_10baseT_Half |
  3966. ADVERTISED_10baseT_Full |
  3967. ADVERTISED_100baseT_Half |
  3968. ADVERTISED_100baseT_Full |
  3969. ADVERTISED_TP;
  3970. ecmd->speed = SPEED_100;
  3971. ecmd->port = PORT_TP;
  3972. break;
  3973. case QETH_LINK_TYPE_GBIT_ETH:
  3974. case QETH_LINK_TYPE_LANE_ETH1000:
  3975. ecmd->supported |= SUPPORTED_10baseT_Half |
  3976. SUPPORTED_10baseT_Full |
  3977. SUPPORTED_100baseT_Half |
  3978. SUPPORTED_100baseT_Full |
  3979. SUPPORTED_1000baseT_Half |
  3980. SUPPORTED_1000baseT_Full |
  3981. SUPPORTED_FIBRE;
  3982. ecmd->advertising |= ADVERTISED_10baseT_Half |
  3983. ADVERTISED_10baseT_Full |
  3984. ADVERTISED_100baseT_Half |
  3985. ADVERTISED_100baseT_Full |
  3986. ADVERTISED_1000baseT_Half |
  3987. ADVERTISED_1000baseT_Full |
  3988. ADVERTISED_FIBRE;
  3989. ecmd->speed = SPEED_1000;
  3990. ecmd->port = PORT_FIBRE;
  3991. break;
  3992. case QETH_LINK_TYPE_10GBIT_ETH:
  3993. ecmd->supported |= SUPPORTED_10baseT_Half |
  3994. SUPPORTED_10baseT_Full |
  3995. SUPPORTED_100baseT_Half |
  3996. SUPPORTED_100baseT_Full |
  3997. SUPPORTED_1000baseT_Half |
  3998. SUPPORTED_1000baseT_Full |
  3999. SUPPORTED_10000baseT_Full |
  4000. SUPPORTED_FIBRE;
  4001. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4002. ADVERTISED_10baseT_Full |
  4003. ADVERTISED_100baseT_Half |
  4004. ADVERTISED_100baseT_Full |
  4005. ADVERTISED_1000baseT_Half |
  4006. ADVERTISED_1000baseT_Full |
  4007. ADVERTISED_10000baseT_Full |
  4008. ADVERTISED_FIBRE;
  4009. ecmd->speed = SPEED_10000;
  4010. ecmd->port = PORT_FIBRE;
  4011. break;
  4012. default:
  4013. ecmd->supported |= SUPPORTED_10baseT_Half |
  4014. SUPPORTED_10baseT_Full |
  4015. SUPPORTED_TP;
  4016. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4017. ADVERTISED_10baseT_Full |
  4018. ADVERTISED_TP;
  4019. ecmd->speed = SPEED_10;
  4020. ecmd->port = PORT_TP;
  4021. }
  4022. return 0;
  4023. }
  4024. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4025. static int __init qeth_core_init(void)
  4026. {
  4027. int rc;
  4028. PRINT_INFO("loading core functions\n");
  4029. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4030. rwlock_init(&qeth_core_card_list.rwlock);
  4031. rc = qeth_register_dbf_views();
  4032. if (rc)
  4033. goto out_err;
  4034. rc = ccw_driver_register(&qeth_ccw_driver);
  4035. if (rc)
  4036. goto ccw_err;
  4037. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4038. if (rc)
  4039. goto ccwgroup_err;
  4040. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4041. &driver_attr_group);
  4042. if (rc)
  4043. goto driver_err;
  4044. qeth_core_root_dev = s390_root_dev_register("qeth");
  4045. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4046. if (rc)
  4047. goto register_err;
  4048. return 0;
  4049. register_err:
  4050. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4051. &driver_attr_group);
  4052. driver_err:
  4053. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4054. ccwgroup_err:
  4055. ccw_driver_unregister(&qeth_ccw_driver);
  4056. ccw_err:
  4057. qeth_unregister_dbf_views();
  4058. out_err:
  4059. PRINT_ERR("Initialization failed with code %d\n", rc);
  4060. return rc;
  4061. }
  4062. static void __exit qeth_core_exit(void)
  4063. {
  4064. s390_root_dev_unregister(qeth_core_root_dev);
  4065. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4066. &driver_attr_group);
  4067. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4068. ccw_driver_unregister(&qeth_ccw_driver);
  4069. qeth_unregister_dbf_views();
  4070. PRINT_INFO("core functions removed\n");
  4071. }
  4072. module_init(qeth_core_init);
  4073. module_exit(qeth_core_exit);
  4074. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4075. MODULE_DESCRIPTION("qeth core functions");
  4076. MODULE_LICENSE("GPL");