123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115 |
- /*
- * include/asm-ppc/mpc83xx.h
- *
- * MPC83xx definitions
- *
- * Maintainer: Kumar Gala <galak@kernel.crashing.org>
- *
- * Copyright 2005 Freescale Semiconductor, Inc
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of the GNU General Public License as published by the
- * Free Software Foundation; either version 2 of the License, or (at your
- * option) any later version.
- */
- #ifdef __KERNEL__
- #ifndef __ASM_MPC83xx_H__
- #define __ASM_MPC83xx_H__
- #include <asm/mmu.h>
- #ifdef CONFIG_83xx
- #ifdef CONFIG_MPC834x_SYS
- #include <platforms/83xx/mpc834x_sys.h>
- #endif
- #define _IO_BASE isa_io_base
- #define _ISA_MEM_BASE isa_mem_base
- #ifdef CONFIG_PCI
- #define PCI_DRAM_OFFSET pci_dram_offset
- #else
- #define PCI_DRAM_OFFSET 0
- #endif
- /*
- * The "residual" board information structure the boot loader passes
- * into the kernel.
- */
- extern unsigned char __res[];
- /* Internal IRQs on MPC83xx OpenPIC */
- /* Not all of these exist on all MPC83xx implementations */
- #ifndef MPC83xx_IPIC_IRQ_OFFSET
- #define MPC83xx_IPIC_IRQ_OFFSET 0
- #endif
- #define NR_IPIC_INTS 128
- #define MPC83xx_IRQ_UART1 ( 9 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_UART2 (10 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_SEC2 (11 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_IIC1 (14 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_IIC2 (15 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_SPI (16 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT1 (17 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT2 (18 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT3 (19 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT4 (20 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT5 (21 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT6 (22 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT7 (23 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_TSEC1_TX (32 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_TSEC1_RX (33 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_TSEC1_ERROR (34 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_TSEC2_TX (35 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_TSEC2_RX (36 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_TSEC2_ERROR (37 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_USB2_DR (38 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_USB2_MPH (39 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_EXT0 (48 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_RTC_SEC (64 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_PIT (65 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_PCI1 (66 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_PCI2 (67 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_RTC_ALR (68 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_MU (69 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_SBA (70 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_DMA (71 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM4 (72 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM8 (73 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GPIO1 (74 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GPIO2 (75 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_DDR (76 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_LBC (77 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM2 (78 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM6 (79 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_PMC (80 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM3 (84 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM7 (85 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM1 (90 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_IRQ_GTM5 (91 + MPC83xx_IPIC_IRQ_OFFSET)
- #define MPC83xx_CCSRBAR_SIZE (1024*1024)
- /* Let modules/drivers get at immrbar (physical) */
- extern phys_addr_t immrbar;
- enum ppc_sys_devices {
- MPC83xx_TSEC1,
- MPC83xx_TSEC2,
- MPC83xx_IIC1,
- MPC83xx_IIC2,
- MPC83xx_DUART,
- MPC83xx_SEC2,
- MPC83xx_USB2_DR,
- MPC83xx_USB2_MPH,
- MPC83xx_MDIO,
- NUM_PPC_SYS_DEVS,
- };
- #endif /* CONFIG_83xx */
- #endif /* __ASM_MPC83xx_H__ */
- #endif /* __KERNEL__ */
|