mpc83xx.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115
  1. /*
  2. * include/asm-ppc/mpc83xx.h
  3. *
  4. * MPC83xx definitions
  5. *
  6. * Maintainer: Kumar Gala <galak@kernel.crashing.org>
  7. *
  8. * Copyright 2005 Freescale Semiconductor, Inc
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. */
  15. #ifdef __KERNEL__
  16. #ifndef __ASM_MPC83xx_H__
  17. #define __ASM_MPC83xx_H__
  18. #include <asm/mmu.h>
  19. #ifdef CONFIG_83xx
  20. #ifdef CONFIG_MPC834x_SYS
  21. #include <platforms/83xx/mpc834x_sys.h>
  22. #endif
  23. #define _IO_BASE isa_io_base
  24. #define _ISA_MEM_BASE isa_mem_base
  25. #ifdef CONFIG_PCI
  26. #define PCI_DRAM_OFFSET pci_dram_offset
  27. #else
  28. #define PCI_DRAM_OFFSET 0
  29. #endif
  30. /*
  31. * The "residual" board information structure the boot loader passes
  32. * into the kernel.
  33. */
  34. extern unsigned char __res[];
  35. /* Internal IRQs on MPC83xx OpenPIC */
  36. /* Not all of these exist on all MPC83xx implementations */
  37. #ifndef MPC83xx_IPIC_IRQ_OFFSET
  38. #define MPC83xx_IPIC_IRQ_OFFSET 0
  39. #endif
  40. #define NR_IPIC_INTS 128
  41. #define MPC83xx_IRQ_UART1 ( 9 + MPC83xx_IPIC_IRQ_OFFSET)
  42. #define MPC83xx_IRQ_UART2 (10 + MPC83xx_IPIC_IRQ_OFFSET)
  43. #define MPC83xx_IRQ_SEC2 (11 + MPC83xx_IPIC_IRQ_OFFSET)
  44. #define MPC83xx_IRQ_IIC1 (14 + MPC83xx_IPIC_IRQ_OFFSET)
  45. #define MPC83xx_IRQ_IIC2 (15 + MPC83xx_IPIC_IRQ_OFFSET)
  46. #define MPC83xx_IRQ_SPI (16 + MPC83xx_IPIC_IRQ_OFFSET)
  47. #define MPC83xx_IRQ_EXT1 (17 + MPC83xx_IPIC_IRQ_OFFSET)
  48. #define MPC83xx_IRQ_EXT2 (18 + MPC83xx_IPIC_IRQ_OFFSET)
  49. #define MPC83xx_IRQ_EXT3 (19 + MPC83xx_IPIC_IRQ_OFFSET)
  50. #define MPC83xx_IRQ_EXT4 (20 + MPC83xx_IPIC_IRQ_OFFSET)
  51. #define MPC83xx_IRQ_EXT5 (21 + MPC83xx_IPIC_IRQ_OFFSET)
  52. #define MPC83xx_IRQ_EXT6 (22 + MPC83xx_IPIC_IRQ_OFFSET)
  53. #define MPC83xx_IRQ_EXT7 (23 + MPC83xx_IPIC_IRQ_OFFSET)
  54. #define MPC83xx_IRQ_TSEC1_TX (32 + MPC83xx_IPIC_IRQ_OFFSET)
  55. #define MPC83xx_IRQ_TSEC1_RX (33 + MPC83xx_IPIC_IRQ_OFFSET)
  56. #define MPC83xx_IRQ_TSEC1_ERROR (34 + MPC83xx_IPIC_IRQ_OFFSET)
  57. #define MPC83xx_IRQ_TSEC2_TX (35 + MPC83xx_IPIC_IRQ_OFFSET)
  58. #define MPC83xx_IRQ_TSEC2_RX (36 + MPC83xx_IPIC_IRQ_OFFSET)
  59. #define MPC83xx_IRQ_TSEC2_ERROR (37 + MPC83xx_IPIC_IRQ_OFFSET)
  60. #define MPC83xx_IRQ_USB2_DR (38 + MPC83xx_IPIC_IRQ_OFFSET)
  61. #define MPC83xx_IRQ_USB2_MPH (39 + MPC83xx_IPIC_IRQ_OFFSET)
  62. #define MPC83xx_IRQ_EXT0 (48 + MPC83xx_IPIC_IRQ_OFFSET)
  63. #define MPC83xx_IRQ_RTC_SEC (64 + MPC83xx_IPIC_IRQ_OFFSET)
  64. #define MPC83xx_IRQ_PIT (65 + MPC83xx_IPIC_IRQ_OFFSET)
  65. #define MPC83xx_IRQ_PCI1 (66 + MPC83xx_IPIC_IRQ_OFFSET)
  66. #define MPC83xx_IRQ_PCI2 (67 + MPC83xx_IPIC_IRQ_OFFSET)
  67. #define MPC83xx_IRQ_RTC_ALR (68 + MPC83xx_IPIC_IRQ_OFFSET)
  68. #define MPC83xx_IRQ_MU (69 + MPC83xx_IPIC_IRQ_OFFSET)
  69. #define MPC83xx_IRQ_SBA (70 + MPC83xx_IPIC_IRQ_OFFSET)
  70. #define MPC83xx_IRQ_DMA (71 + MPC83xx_IPIC_IRQ_OFFSET)
  71. #define MPC83xx_IRQ_GTM4 (72 + MPC83xx_IPIC_IRQ_OFFSET)
  72. #define MPC83xx_IRQ_GTM8 (73 + MPC83xx_IPIC_IRQ_OFFSET)
  73. #define MPC83xx_IRQ_GPIO1 (74 + MPC83xx_IPIC_IRQ_OFFSET)
  74. #define MPC83xx_IRQ_GPIO2 (75 + MPC83xx_IPIC_IRQ_OFFSET)
  75. #define MPC83xx_IRQ_DDR (76 + MPC83xx_IPIC_IRQ_OFFSET)
  76. #define MPC83xx_IRQ_LBC (77 + MPC83xx_IPIC_IRQ_OFFSET)
  77. #define MPC83xx_IRQ_GTM2 (78 + MPC83xx_IPIC_IRQ_OFFSET)
  78. #define MPC83xx_IRQ_GTM6 (79 + MPC83xx_IPIC_IRQ_OFFSET)
  79. #define MPC83xx_IRQ_PMC (80 + MPC83xx_IPIC_IRQ_OFFSET)
  80. #define MPC83xx_IRQ_GTM3 (84 + MPC83xx_IPIC_IRQ_OFFSET)
  81. #define MPC83xx_IRQ_GTM7 (85 + MPC83xx_IPIC_IRQ_OFFSET)
  82. #define MPC83xx_IRQ_GTM1 (90 + MPC83xx_IPIC_IRQ_OFFSET)
  83. #define MPC83xx_IRQ_GTM5 (91 + MPC83xx_IPIC_IRQ_OFFSET)
  84. #define MPC83xx_CCSRBAR_SIZE (1024*1024)
  85. /* Let modules/drivers get at immrbar (physical) */
  86. extern phys_addr_t immrbar;
  87. enum ppc_sys_devices {
  88. MPC83xx_TSEC1,
  89. MPC83xx_TSEC2,
  90. MPC83xx_IIC1,
  91. MPC83xx_IIC2,
  92. MPC83xx_DUART,
  93. MPC83xx_SEC2,
  94. MPC83xx_USB2_DR,
  95. MPC83xx_USB2_MPH,
  96. MPC83xx_MDIO,
  97. NUM_PPC_SYS_DEVS,
  98. };
  99. #endif /* CONFIG_83xx */
  100. #endif /* __ASM_MPC83xx_H__ */
  101. #endif /* __KERNEL__ */