pci.h 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. */
  6. #ifndef _ASM_PCI_H
  7. #define _ASM_PCI_H
  8. #include <linux/mm.h>
  9. #ifdef __KERNEL__
  10. /*
  11. * This file essentially defines the interface between board
  12. * specific PCI code and MIPS common PCI code. Should potentially put
  13. * into include/asm/pci.h file.
  14. */
  15. #include <linux/ioport.h>
  16. /*
  17. * Each pci channel is a top-level PCI bus seem by CPU. A machine with
  18. * multiple PCI channels may have multiple PCI host controllers or a
  19. * single controller supporting multiple channels.
  20. */
  21. struct pci_controller {
  22. struct pci_controller *next;
  23. struct pci_bus *bus;
  24. struct pci_ops *pci_ops;
  25. struct resource *mem_resource;
  26. unsigned long mem_offset;
  27. struct resource *io_resource;
  28. unsigned long io_offset;
  29. unsigned int index;
  30. /* For compatibility with current (as of July 2003) pciutils
  31. and XFree86. Eventually will be removed. */
  32. unsigned int need_domain_info;
  33. int iommu;
  34. /* Optional access methods for reading/writing the bus number
  35. of the PCI controller */
  36. int (*get_busno)(void);
  37. void (*set_busno)(int busno);
  38. };
  39. /*
  40. * Used by boards to register their PCI busses before the actual scanning.
  41. */
  42. extern struct pci_controller * alloc_pci_controller(void);
  43. extern void register_pci_controller(struct pci_controller *hose);
  44. /*
  45. * board supplied pci irq fixup routine
  46. */
  47. extern int pcibios_map_irq(struct pci_dev *dev, u8 slot, u8 pin);
  48. /* Can be used to override the logic in pci_scan_bus for skipping
  49. already-configured bus numbers - to be used for buggy BIOSes
  50. or architectures with incomplete PCI setup by the loader */
  51. extern unsigned int pcibios_assign_all_busses(void);
  52. #define pcibios_scan_all_fns(a, b) 0
  53. extern unsigned long PCIBIOS_MIN_IO;
  54. extern unsigned long PCIBIOS_MIN_MEM;
  55. #define PCIBIOS_MIN_CARDBUS_IO 0x4000
  56. extern void pcibios_set_master(struct pci_dev *dev);
  57. static inline void pcibios_penalize_isa_irq(int irq, int active)
  58. {
  59. /* We don't do dynamic PCI IRQ allocation */
  60. }
  61. /*
  62. * Dynamic DMA mapping stuff.
  63. * MIPS has everything mapped statically.
  64. */
  65. #include <linux/types.h>
  66. #include <linux/slab.h>
  67. #include <asm/scatterlist.h>
  68. #include <linux/string.h>
  69. #include <asm/io.h>
  70. struct pci_dev;
  71. /*
  72. * The PCI address space does equal the physical memory address space. The
  73. * networking and block device layers use this boolean for bounce buffer
  74. * decisions. This is set if any hose does not have an IOMMU.
  75. */
  76. extern unsigned int PCI_DMA_BUS_IS_PHYS;
  77. #ifdef CONFIG_DMA_NEED_PCI_MAP_STATE
  78. /* pci_unmap_{single,page} is not a nop, thus... */
  79. #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME) dma_addr_t ADDR_NAME;
  80. #define DECLARE_PCI_UNMAP_LEN(LEN_NAME) __u32 LEN_NAME;
  81. #define pci_unmap_addr(PTR, ADDR_NAME) ((PTR)->ADDR_NAME)
  82. #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) (((PTR)->ADDR_NAME) = (VAL))
  83. #define pci_unmap_len(PTR, LEN_NAME) ((PTR)->LEN_NAME)
  84. #define pci_unmap_len_set(PTR, LEN_NAME, VAL) (((PTR)->LEN_NAME) = (VAL))
  85. #else /* CONFIG_DMA_NEED_PCI_MAP_STATE */
  86. /* pci_unmap_{page,single} is a nop so... */
  87. #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME)
  88. #define DECLARE_PCI_UNMAP_LEN(LEN_NAME)
  89. #define pci_unmap_addr(PTR, ADDR_NAME) (0)
  90. #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) do { } while (0)
  91. #define pci_unmap_len(PTR, LEN_NAME) (0)
  92. #define pci_unmap_len_set(PTR, LEN_NAME, VAL) do { } while (0)
  93. #endif /* CONFIG_DMA_NEED_PCI_MAP_STATE */
  94. /* This is always fine. */
  95. #define pci_dac_dma_supported(pci_dev, mask) (1)
  96. extern dma64_addr_t pci_dac_page_to_dma(struct pci_dev *pdev,
  97. struct page *page, unsigned long offset, int direction);
  98. extern struct page *pci_dac_dma_to_page(struct pci_dev *pdev,
  99. dma64_addr_t dma_addr);
  100. extern unsigned long pci_dac_dma_to_offset(struct pci_dev *pdev,
  101. dma64_addr_t dma_addr);
  102. extern void pci_dac_dma_sync_single_for_cpu(struct pci_dev *pdev,
  103. dma64_addr_t dma_addr, size_t len, int direction);
  104. extern void pci_dac_dma_sync_single_for_device(struct pci_dev *pdev,
  105. dma64_addr_t dma_addr, size_t len, int direction);
  106. #ifdef CONFIG_PCI
  107. static inline void pci_dma_burst_advice(struct pci_dev *pdev,
  108. enum pci_dma_burst_strategy *strat,
  109. unsigned long *strategy_parameter)
  110. {
  111. *strat = PCI_DMA_BURST_INFINITY;
  112. *strategy_parameter = ~0UL;
  113. }
  114. #endif
  115. extern void pcibios_resource_to_bus(struct pci_dev *dev,
  116. struct pci_bus_region *region, struct resource *res);
  117. extern void pcibios_bus_to_resource(struct pci_dev *dev, struct resource *res,
  118. struct pci_bus_region *region);
  119. static inline struct resource *
  120. pcibios_select_root(struct pci_dev *pdev, struct resource *res)
  121. {
  122. struct resource *root = NULL;
  123. if (res->flags & IORESOURCE_IO)
  124. root = &ioport_resource;
  125. if (res->flags & IORESOURCE_MEM)
  126. root = &iomem_resource;
  127. return root;
  128. }
  129. #ifdef CONFIG_PCI_DOMAINS
  130. #define pci_domain_nr(bus) ((struct pci_controller *)(bus)->sysdata)->index
  131. static inline int pci_proc_domain(struct pci_bus *bus)
  132. {
  133. struct pci_controller *hose = bus->sysdata;
  134. return hose->need_domain_info;
  135. }
  136. #endif /* CONFIG_PCI_DOMAINS */
  137. #endif /* __KERNEL__ */
  138. /* implement the pci_ DMA API in terms of the generic device dma_ one */
  139. #include <asm-generic/pci-dma-compat.h>
  140. static inline void pcibios_add_platform_entries(struct pci_dev *dev)
  141. {
  142. }
  143. /* Do platform specific device initialization at pci_enable_device() time */
  144. extern int pcibios_plat_dev_init(struct pci_dev *dev);
  145. #endif /* _ASM_PCI_H */