Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: f901b8c46f
Branches Tags
linux-vybrid_pu...
/
include
/
asm-arm
/
arch-s3c2410
/
bast-cpld.h

bast-cpld.h 1.5 KB
History Raw

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253 
  1. /* linux/include/asm-arm/arch-s3c2410/bast-cpld.h
    2. 

  2.  *
    3. 

  3.  * (c) 2003,2004 Simtec Electronics
    4. 

  4.  *  Ben Dooks <ben@simtec.co.uk>
    5. 

  5.  *
    6. 

  6.  * BAST - CPLD control constants
    7. 

  7.  *
    8. 

  8.  * This program is free software; you can redistribute it and/or modify
    9. 

  9.  * it under the terms of the GNU General Public License version 2 as
    10. 

  10.  * published by the Free Software Foundation.
    11. 

  11. */
    12. 

  12. 

  13. #ifndef __ASM_ARCH_BASTCPLD_H
    14. 

  14. #define __ASM_ARCH_BASTCPLD_H
    15. 

  15. 

  16. /* CTRL1 - Audio LR routing */
    17. 

  17. 

  18. #define BAST_CPLD_CTRL1_LRCOFF	    (0x00)
    19. 

  19. #define BAST_CPLD_CTRL1_LRCADC	    (0x01)
    20. 

  20. #define BAST_CPLD_CTRL1_LRCDAC	    (0x02)
    21. 

  21. #define BAST_CPLD_CTRL1_LRCARM	    (0x03)
    22. 

  22. #define BAST_CPLD_CTRL1_LRMASK	    (0x03)
    23. 

  23. 

  24. /* CTRL2 - NAND WP control, IDE Reset assert/check */
    25. 

  25. 

  26. #define BAST_CPLD_CTRL2_WNAND       (0x04)
    27. 

  27. #define BAST_CPLD_CTLR2_IDERST      (0x08)
    28. 

  28. 

  29. /* CTRL3 - rom write control, CPLD identity */
    30. 

  30. 

  31. #define BAST_CPLD_CTRL3_IDMASK      (0x0e)
    32. 

  32. #define BAST_CPLD_CTRL3_ROMWEN      (0x01)
    33. 

  33. 

  34. /* CTRL4 - 8bit LCD interface control/status */
    35. 

  35. 

  36. #define BAST_CPLD_CTRL4_LLAT	    (0x01)
    37. 

  37. #define BAST_CPLD_CTRL4_LCDRW	    (0x02)
    38. 

  38. #define BAST_CPLD_CTRL4_LCDCMD	    (0x04)
    39. 

  39. #define BAST_CPLD_CTRL4_LCDE2	    (0x01)
    40. 

  40. 

  41. /* CTRL5 - DMA routing */
    42. 

  42. 

  43. #define BAST_CPLD_DMA0_PRIIDE      (0<<0)
    44. 

  44. #define BAST_CPLD_DMA0_SECIDE      (1<<0)
    45. 

  45. #define BAST_CPLD_DMA0_ISA15       (2<<0)
    46. 

  46. #define BAST_CPLD_DMA0_ISA36       (3<<0)
    47. 

  47. 

  48. #define BAST_CPLD_DMA1_PRIIDE      (0<<2)
    49. 

  49. #define BAST_CPLD_DMA1_SECIDE      (1<<2)
    50. 

  50. #define BAST_CPLD_DMA1_ISA15       (2<<2)
    51. 

  51. #define BAST_CPLD_DMA1_ISA36       (3<<2)
    52. 

  52. 

  53. #endif /* __ASM_ARCH_BASTCPLD_H */
    54.