Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: f901b8c46f
Branches Tags
linux-vybrid_pu...
/
include
/
asm-arm
/
arch-realview
/
irqs.h

irqs.h 4.2 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106 
  1. /*
    2. 

  2.  *  linux/include/asm-arm/arch-realview/irqs.h
    3. 

  3.  *
    4. 

  4.  *  Copyright (C) 2003 ARM Limited
    5. 

  5.  *  Copyright (C) 2000 Deep Blue Solutions Ltd.
    6. 

  6.  *
    7. 

  7.  * This program is free software; you can redistribute it and/or modify
    8. 

  8.  * it under the terms of the GNU General Public License as published by
    9. 

  9.  * the Free Software Foundation; either version 2 of the License, or
    10. 

  10.  * (at your option) any later version.
    11. 

  11.  *
    12. 

  12.  * This program is distributed in the hope that it will be useful,
    13. 

  13.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    14. 

  14.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    15. 

  15.  * GNU General Public License for more details.
    16. 

  16.  *
    17. 

  17.  * You should have received a copy of the GNU General Public License
    18. 

  18.  * along with this program; if not, write to the Free Software
    19. 

  19.  * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
    20. 

  20.  */
    21. 

  21. 

  22. #include <asm/arch/platform.h>
    23. 

  23. 

  24. #define IRQ_LOCALTIMER			29
    25. 

  25. #define IRQ_LOCALWDOG			30
    26. 

  26. 

  27. /* 
    28. 

  28.  *  IRQ interrupts definitions are the same the INT definitions
    29. 

  29.  *  held within platform.h
    30. 

  30.  */
    31. 

  31. #define IRQ_GIC_START		32
    32. 

  32. #define IRQ_WDOGINT		(IRQ_GIC_START + INT_WDOGINT)
    33. 

  33. #define IRQ_SOFTINT		(IRQ_GIC_START + INT_SOFTINT)
    34. 

  34. #define IRQ_COMMRx		(IRQ_GIC_START + INT_COMMRx)
    35. 

  35. #define IRQ_COMMTx		(IRQ_GIC_START + INT_COMMTx)
    36. 

  36. #define IRQ_TIMERINT0_1		(IRQ_GIC_START + INT_TIMERINT0_1)
    37. 

  37. #define IRQ_TIMERINT2_3		(IRQ_GIC_START + INT_TIMERINT2_3)
    38. 

  38. #define IRQ_GPIOINT0		(IRQ_GIC_START + INT_GPIOINT0)
    39. 

  39. #define IRQ_GPIOINT1		(IRQ_GIC_START + INT_GPIOINT1)
    40. 

  40. #define IRQ_GPIOINT2		(IRQ_GIC_START + INT_GPIOINT2)
    41. 

  41. #define IRQ_GPIOINT3		(IRQ_GIC_START + INT_GPIOINT3)
    42. 

  42. #define IRQ_RTCINT		(IRQ_GIC_START + INT_RTCINT)
    43. 

  43. #define IRQ_SSPINT		(IRQ_GIC_START + INT_SSPINT)
    44. 

  44. #define IRQ_UARTINT0		(IRQ_GIC_START + INT_UARTINT0)
    45. 

  45. #define IRQ_UARTINT1		(IRQ_GIC_START + INT_UARTINT1)
    46. 

  46. #define IRQ_UARTINT2		(IRQ_GIC_START + INT_UARTINT2)
    47. 

  47. #define IRQ_UART3		(IRQ_GIC_START + INT_UARTINT3)
    48. 

  48. #define IRQ_SCIINT		(IRQ_GIC_START + INT_SCIINT)
    49. 

  49. #define IRQ_CLCDINT		(IRQ_GIC_START + INT_CLCDINT)
    50. 

  50. #define IRQ_DMAINT		(IRQ_GIC_START + INT_DMAINT)
    51. 

  51. #define IRQ_PWRFAILINT 		(IRQ_GIC_START + INT_PWRFAILINT)
    52. 

  52. #define IRQ_MBXINT		(IRQ_GIC_START + INT_MBXINT)
    53. 

  53. #define IRQ_GNDINT		(IRQ_GIC_START + INT_GNDINT)
    54. 

  54. #define IRQ_MMCI0B 		(IRQ_GIC_START + INT_MMCI0B)
    55. 

  55. #define IRQ_MMCI1B 		(IRQ_GIC_START + INT_MMCI1B)
    56. 

  56. #define IRQ_KMI0		(IRQ_GIC_START + INT_KMI0)
    57. 

  57. #define IRQ_KMI1		(IRQ_GIC_START + INT_KMI1)
    58. 

  58. #define IRQ_SCI3		(IRQ_GIC_START + INT_SCI3)
    59. 

  59. #define IRQ_CLCD		(IRQ_GIC_START + INT_CLCD)
    60. 

  60. #define IRQ_TOUCH		(IRQ_GIC_START + INT_TOUCH)
    61. 

  61. #define IRQ_KEYPAD 		(IRQ_GIC_START + INT_KEYPAD)
    62. 

  62. #define IRQ_DoC			(IRQ_GIC_START + INT_DoC)
    63. 

  63. #define IRQ_MMCI0A 		(IRQ_GIC_START + INT_MMCI0A)
    64. 

  64. #define IRQ_MMCI1A 		(IRQ_GIC_START + INT_MMCI1A)
    65. 

  65. #define IRQ_AACI		(IRQ_GIC_START + INT_AACI)
    66. 

  66. #define IRQ_ETH			(IRQ_GIC_START + INT_ETH)
    67. 

  67. #define IRQ_USB			(IRQ_GIC_START + INT_USB)
    68. 

  68. 

  69. #define IRQMASK_WDOGINT		INTMASK_WDOGINT
    70. 

  70. #define IRQMASK_SOFTINT		INTMASK_SOFTINT
    71. 

  71. #define IRQMASK_COMMRx 		INTMASK_COMMRx
    72. 

  72. #define IRQMASK_COMMTx 		INTMASK_COMMTx
    73. 

  73. #define IRQMASK_TIMERINT0_1	INTMASK_TIMERINT0_1
    74. 

  74. #define IRQMASK_TIMERINT2_3	INTMASK_TIMERINT2_3
    75. 

  75. #define IRQMASK_GPIOINT0	INTMASK_GPIOINT0
    76. 

  76. #define IRQMASK_GPIOINT1	INTMASK_GPIOINT1
    77. 

  77. #define IRQMASK_GPIOINT2	INTMASK_GPIOINT2
    78. 

  78. #define IRQMASK_GPIOINT3	INTMASK_GPIOINT3
    79. 

  79. #define IRQMASK_RTCINT 		INTMASK_RTCINT
    80. 

  80. #define IRQMASK_SSPINT 		INTMASK_SSPINT
    81. 

  81. #define IRQMASK_UARTINT0	INTMASK_UARTINT0
    82. 

  82. #define IRQMASK_UARTINT1	INTMASK_UARTINT1
    83. 

  83. #define IRQMASK_UARTINT2	INTMASK_UARTINT2
    84. 

  84. #define IRQMASK_SCIINT 		INTMASK_SCIINT
    85. 

  85. #define IRQMASK_CLCDINT		INTMASK_CLCDINT
    86. 

  86. #define IRQMASK_DMAINT 		INTMASK_DMAINT
    87. 

  87. #define IRQMASK_PWRFAILINT	INTMASK_PWRFAILINT
    88. 

  88. #define IRQMASK_MBXINT 		INTMASK_MBXINT
    89. 

  89. #define IRQMASK_GNDINT 		INTMASK_GNDINT
    90. 

  90. #define IRQMASK_MMCI0B		INTMASK_MMCI0B
    91. 

  91. #define IRQMASK_MMCI1B		INTMASK_MMCI1B
    92. 

  92. #define IRQMASK_KMI0		INTMASK_KMI0
    93. 

  93. #define IRQMASK_KMI1		INTMASK_KMI1
    94. 

  94. #define IRQMASK_SCI3		INTMASK_SCI3
    95. 

  95. #define IRQMASK_UART3		INTMASK_UART3
    96. 

  96. #define IRQMASK_CLCD		INTMASK_CLCD
    97. 

  97. #define IRQMASK_TOUCH		INTMASK_TOUCH
    98. 

  98. #define IRQMASK_KEYPAD		INTMASK_KEYPAD
    99. 

  99. #define IRQMASK_DoC		INTMASK_DoC
    100. 

  100. #define IRQMASK_MMCI0A		INTMASK_MMCI0A
    101. 

  101. #define IRQMASK_MMCI1A		INTMASK_MMCI1A
    102. 

  102. #define IRQMASK_AACI		INTMASK_AACI
    103. 

  103. #define IRQMASK_ETH		INTMASK_ETH
    104. 

  104. #define IRQMASK_USB		INTMASK_USB
    105. 

  105. 

  106. #define NR_IRQS			(IRQ_GIC_START + 64)
    107.