system.h 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * include/asm-arm/arch-at91rm9200/system.h
  3. *
  4. * Copyright (C) 2003 SAN People
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #ifndef __ASM_ARCH_SYSTEM_H
  21. #define __ASM_ARCH_SYSTEM_H
  22. #include <asm/hardware.h>
  23. static inline void arch_idle(void)
  24. {
  25. /*
  26. * Disable the processor clock. The processor will be automatically
  27. * re-enabled by an interrupt or by a reset.
  28. */
  29. // at91_sys_write(AT91_PMC_SCDR, AT91_PMC_PCK);
  30. /*
  31. * Set the processor (CP15) into 'Wait for Interrupt' mode.
  32. * Unlike disabling the processor clock via the PMC (above)
  33. * this allows the processor to be woken via JTAG.
  34. */
  35. cpu_do_idle();
  36. }
  37. static inline void arch_reset(char mode)
  38. {
  39. /*
  40. * Perform a hardware reset with the use of the Watchdog timer.
  41. */
  42. at91_sys_write(AT91_ST_WDMR, AT91_ST_RSTEN | AT91_ST_EXTEN | 1);
  43. at91_sys_write(AT91_ST_CR, AT91_ST_WDRST);
  44. }
  45. #define ARCH_ID_AT91RM9200 0x09200080
  46. #define ARCH_ID_AT91SAM9261 0x019000a0
  47. static inline unsigned long arch_identify(void)
  48. {
  49. return at91_sys_read(AT91_DBGU_CIDR) & (AT91_CIDR_EPROC | AT91_CIDR_ARCH);
  50. }
  51. #endif