hardware.h 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182
  1. /*
  2. * include/asm-arm/arch-at91rm9200/hardware.h
  3. *
  4. * Copyright (C) 2003 SAN People
  5. * Copyright (C) 2003 ATMEL
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. */
  13. #ifndef __ASM_ARCH_HARDWARE_H
  14. #define __ASM_ARCH_HARDWARE_H
  15. #include <asm/sizes.h>
  16. #include <asm/arch/at91rm9200.h>
  17. #include <asm/arch/at91rm9200_sys.h>
  18. /*
  19. * Remap the peripherals from address 0xFFFA0000 .. 0xFFFFFFFF
  20. * to 0xFEFA0000 .. 0xFF000000. (384Kb)
  21. */
  22. #define AT91_IO_PHYS_BASE 0xFFFA0000
  23. #define AT91_IO_SIZE (0xFFFFFFFF - AT91_IO_PHYS_BASE + 1)
  24. #define AT91_IO_VIRT_BASE (0xFF000000 - AT91_IO_SIZE)
  25. /* Convert a physical IO address to virtual IO address */
  26. #define AT91_IO_P2V(x) ((x) - AT91_IO_PHYS_BASE + AT91_IO_VIRT_BASE)
  27. /*
  28. * Virtual to Physical Address mapping for IO devices.
  29. */
  30. #define AT91_VA_BASE_SYS AT91_IO_P2V(AT91_BASE_SYS)
  31. #define AT91_VA_BASE_SPI AT91_IO_P2V(AT91RM9200_BASE_SPI)
  32. #define AT91_VA_BASE_EMAC AT91_IO_P2V(AT91RM9200_BASE_EMAC)
  33. #define AT91_VA_BASE_TWI AT91_IO_P2V(AT91RM9200_BASE_TWI)
  34. #define AT91_VA_BASE_MCI AT91_IO_P2V(AT91RM9200_BASE_MCI)
  35. #define AT91_VA_BASE_UDP AT91_IO_P2V(AT91RM9200_BASE_UDP)
  36. /* Internal SRAM is mapped below the IO devices */
  37. #define AT91_SRAM_VIRT_BASE (AT91_IO_VIRT_BASE - AT91RM9200_SRAM_SIZE)
  38. /* Serial ports */
  39. #define ATMEL_MAX_UART 5 /* 4 USART3's and one DBGU port */
  40. /* FLASH */
  41. #define AT91_FLASH_BASE 0x10000000 /* NCS0: Flash physical base address */
  42. /* SDRAM */
  43. #define AT91_SDRAM_BASE 0x20000000 /* NCS1: SDRAM physical base address */
  44. /* SmartMedia */
  45. #define AT91_SMARTMEDIA_BASE 0x40000000 /* NCS3: Smartmedia physical base address */
  46. /* Compact Flash */
  47. #define AT91_CF_BASE 0x50000000 /* NCS4-NCS6: Compact Flash physical base address */
  48. /* Clocks */
  49. #define AT91_SLOW_CLOCK 32768 /* slow clock */
  50. #ifndef __ASSEMBLY__
  51. #include <asm/io.h>
  52. static inline unsigned int at91_sys_read(unsigned int reg_offset)
  53. {
  54. void __iomem *addr = (void __iomem *)AT91_VA_BASE_SYS;
  55. return __raw_readl(addr + reg_offset);
  56. }
  57. static inline void at91_sys_write(unsigned int reg_offset, unsigned long value)
  58. {
  59. void __iomem *addr = (void __iomem *)AT91_VA_BASE_SYS;
  60. __raw_writel(value, addr + reg_offset);
  61. }
  62. #endif
  63. #endif