8250_au1x00.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100
  1. /*
  2. * Serial Device Initialisation for Au1x00
  3. *
  4. * (C) Copyright Embedded Alley Solutions, Inc 2005
  5. * Author: Pantelis Antoniou <pantelis@embeddedalley.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. */
  12. #include <linux/errno.h>
  13. #include <linux/init.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/ioport.h>
  16. #include <linux/module.h>
  17. #include <linux/serial_core.h>
  18. #include <linux/signal.h>
  19. #include <linux/slab.h>
  20. #include <linux/types.h>
  21. #include <linux/serial_8250.h>
  22. #include <asm/mach-au1x00/au1000.h>
  23. #include "8250.h"
  24. #define PORT(_base, _irq) \
  25. { \
  26. .iobase = _base, \
  27. .membase = (void __iomem *)_base,\
  28. .mapbase = CPHYSADDR(_base), \
  29. .irq = _irq, \
  30. .uartclk = 0, /* filled */ \
  31. .regshift = 2, \
  32. .iotype = UPIO_AU, \
  33. .flags = UPF_SKIP_TEST \
  34. }
  35. static struct plat_serial8250_port au1x00_data[] = {
  36. #if defined(CONFIG_SOC_AU1000)
  37. PORT(UART0_ADDR, AU1000_UART0_INT),
  38. PORT(UART1_ADDR, AU1000_UART1_INT),
  39. PORT(UART2_ADDR, AU1000_UART2_INT),
  40. PORT(UART3_ADDR, AU1000_UART3_INT),
  41. #elif defined(CONFIG_SOC_AU1500)
  42. PORT(UART0_ADDR, AU1500_UART0_INT),
  43. PORT(UART3_ADDR, AU1500_UART3_INT),
  44. #elif defined(CONFIG_SOC_AU1100)
  45. PORT(UART0_ADDR, AU1100_UART0_INT),
  46. PORT(UART1_ADDR, AU1100_UART1_INT),
  47. /* The internal UART2 does not exist on the AU1100 processor. */
  48. PORT(UART3_ADDR, AU1100_UART3_INT),
  49. #elif defined(CONFIG_SOC_AU1550)
  50. PORT(UART0_ADDR, AU1550_UART0_INT),
  51. PORT(UART1_ADDR, AU1550_UART1_INT),
  52. PORT(UART3_ADDR, AU1550_UART3_INT),
  53. #elif defined(CONFIG_SOC_AU1200)
  54. PORT(UART0_ADDR, AU1200_UART0_INT),
  55. PORT(UART1_ADDR, AU1200_UART1_INT),
  56. #endif
  57. { },
  58. };
  59. static struct platform_device au1x00_device = {
  60. .name = "serial8250",
  61. .id = PLAT8250_DEV_AU1X00,
  62. .dev = {
  63. .platform_data = au1x00_data,
  64. },
  65. };
  66. static int __init au1x00_init(void)
  67. {
  68. int i;
  69. unsigned int uartclk;
  70. /* get uart clock */
  71. uartclk = get_au1x00_uart_baud_base() * 16;
  72. /* fill up uartclk */
  73. for (i = 0; au1x00_data[i].flags ; i++)
  74. au1x00_data[i].uartclk = uartclk;
  75. return platform_device_register(&au1x00_device);
  76. }
  77. /* XXX: Yes, I know this doesn't yet work. */
  78. static void __exit au1x00_exit(void)
  79. {
  80. platform_device_unregister(&au1x00_device);
  81. }
  82. module_init(au1x00_init);
  83. module_exit(au1x00_exit);
  84. MODULE_AUTHOR("Pantelis Antoniou <pantelis@embeddedalley.com>");
  85. MODULE_DESCRIPTION("8250 serial probe module for Au1x000 cards");
  86. MODULE_LICENSE("GPL");