sa1100_neponset.c 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. /*
  2. * linux/drivers/pcmcia/sa1100_neponset.c
  3. *
  4. * Neponset PCMCIA specific routines
  5. */
  6. #include <linux/module.h>
  7. #include <linux/kernel.h>
  8. #include <linux/sched.h>
  9. #include <linux/device.h>
  10. #include <linux/errno.h>
  11. #include <linux/init.h>
  12. #include <asm/hardware.h>
  13. #include <asm/mach-types.h>
  14. #include <asm/arch/neponset.h>
  15. #include <asm/hardware/sa1111.h>
  16. #include "sa1111_generic.h"
  17. /*
  18. * Neponset uses the Maxim MAX1600, with the following connections:
  19. *
  20. * MAX1600 Neponset
  21. *
  22. * A0VCC SA-1111 GPIO A<1>
  23. * A1VCC SA-1111 GPIO A<0>
  24. * A0VPP CPLD NCR A0VPP
  25. * A1VPP CPLD NCR A1VPP
  26. * B0VCC SA-1111 GPIO A<2>
  27. * B1VCC SA-1111 GPIO A<3>
  28. * B0VPP ground (slot B is CF)
  29. * B1VPP ground (slot B is CF)
  30. *
  31. * VX VCC (5V)
  32. * VY VCC3_3 (3.3V)
  33. * 12INA 12V
  34. * 12INB ground (slot B is CF)
  35. *
  36. * The MAX1600 CODE pin is tied to ground, placing the device in
  37. * "Standard Intel code" mode. Refer to the Maxim data sheet for
  38. * the corresponding truth table.
  39. */
  40. static int
  41. neponset_pcmcia_configure_socket(struct soc_pcmcia_socket *skt, const socket_state_t *state)
  42. {
  43. unsigned int ncr_mask, ncr_set, pa_dwr_mask, pa_dwr_set;
  44. int ret;
  45. switch (skt->nr) {
  46. case 0:
  47. pa_dwr_mask = GPIO_A0 | GPIO_A1;
  48. ncr_mask = NCR_A0VPP | NCR_A1VPP;
  49. if (state->Vpp == 0)
  50. ncr_set = 0;
  51. else if (state->Vpp == 120)
  52. ncr_set = NCR_A1VPP;
  53. else if (state->Vpp == state->Vcc)
  54. ncr_set = NCR_A0VPP;
  55. else {
  56. printk(KERN_ERR "%s(): unrecognized VPP %u\n",
  57. __FUNCTION__, state->Vpp);
  58. return -1;
  59. }
  60. break;
  61. case 1:
  62. pa_dwr_mask = GPIO_A2 | GPIO_A3;
  63. ncr_mask = 0;
  64. ncr_set = 0;
  65. if (state->Vpp != state->Vcc && state->Vpp != 0) {
  66. printk(KERN_ERR "%s(): CF slot cannot support VPP %u\n",
  67. __FUNCTION__, state->Vpp);
  68. return -1;
  69. }
  70. break;
  71. default:
  72. return -1;
  73. }
  74. /*
  75. * pa_dwr_set is the mask for selecting Vcc on both sockets.
  76. * pa_dwr_mask selects which bits (and therefore socket) we change.
  77. */
  78. switch (state->Vcc) {
  79. default:
  80. case 0: pa_dwr_set = 0; break;
  81. case 33: pa_dwr_set = GPIO_A1|GPIO_A2; break;
  82. case 50: pa_dwr_set = GPIO_A0|GPIO_A3; break;
  83. }
  84. ret = sa1111_pcmcia_configure_socket(skt, state);
  85. if (ret == 0) {
  86. unsigned long flags;
  87. local_irq_save(flags);
  88. NCR_0 = (NCR_0 & ~ncr_mask) | ncr_set;
  89. local_irq_restore(flags);
  90. sa1111_set_io(SA1111_DEV(skt->dev), pa_dwr_mask, pa_dwr_set);
  91. }
  92. return 0;
  93. }
  94. static void neponset_pcmcia_socket_init(struct soc_pcmcia_socket *skt)
  95. {
  96. if (skt->nr == 0)
  97. NCR_0 &= ~(NCR_A0VPP | NCR_A1VPP);
  98. sa1111_pcmcia_socket_init(skt);
  99. }
  100. static struct pcmcia_low_level neponset_pcmcia_ops = {
  101. .owner = THIS_MODULE,
  102. .hw_init = sa1111_pcmcia_hw_init,
  103. .hw_shutdown = sa1111_pcmcia_hw_shutdown,
  104. .socket_state = sa1111_pcmcia_socket_state,
  105. .configure_socket = neponset_pcmcia_configure_socket,
  106. .socket_init = neponset_pcmcia_socket_init,
  107. .socket_suspend = sa1111_pcmcia_socket_suspend,
  108. };
  109. int __init pcmcia_neponset_init(struct sa1111_dev *sadev)
  110. {
  111. int ret = -ENODEV;
  112. if (machine_is_assabet()) {
  113. /*
  114. * Set GPIO_A<3:0> to be outputs for the MAX1600,
  115. * and switch to standby mode.
  116. */
  117. sa1111_set_io_dir(sadev, GPIO_A0|GPIO_A1|GPIO_A2|GPIO_A3, 0, 0);
  118. sa1111_set_io(sadev, GPIO_A0|GPIO_A1|GPIO_A2|GPIO_A3, 0);
  119. sa1111_set_sleep_io(sadev, GPIO_A0|GPIO_A1|GPIO_A2|GPIO_A3, 0);
  120. ret = sa11xx_drv_pcmcia_probe(&sadev->dev, &neponset_pcmcia_ops, 0, 2);
  121. }
  122. return ret;
  123. }