pciehp.h 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301
  1. /*
  2. * PCI Express Hot Plug Controller Driver
  3. *
  4. * Copyright (C) 1995,2001 Compaq Computer Corporation
  5. * Copyright (C) 2001 Greg Kroah-Hartman (greg@kroah.com)
  6. * Copyright (C) 2001 IBM Corp.
  7. * Copyright (C) 2003-2004 Intel Corporation
  8. *
  9. * All rights reserved.
  10. *
  11. * This program is free software; you can redistribute it and/or modify
  12. * it under the terms of the GNU General Public License as published by
  13. * the Free Software Foundation; either version 2 of the License, or (at
  14. * your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful, but
  17. * WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or
  19. * NON INFRINGEMENT. See the GNU General Public License for more
  20. * details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  25. *
  26. * Send feedback to <greg@kroah.com>, <kristen.c.accardi@intel.com>
  27. *
  28. */
  29. #ifndef _PCIEHP_H
  30. #define _PCIEHP_H
  31. #include <linux/types.h>
  32. #include <linux/pci.h>
  33. #include <linux/pci_hotplug.h>
  34. #include <linux/delay.h>
  35. #include <linux/sched.h> /* signal_pending() */
  36. #include <linux/pcieport_if.h>
  37. #include <linux/mutex.h>
  38. #define MY_NAME "pciehp"
  39. extern int pciehp_poll_mode;
  40. extern int pciehp_poll_time;
  41. extern int pciehp_debug;
  42. extern int pciehp_force;
  43. /*#define dbg(format, arg...) do { if (pciehp_debug) printk(KERN_DEBUG "%s: " format, MY_NAME , ## arg); } while (0)*/
  44. #define dbg(format, arg...) do { if (pciehp_debug) printk("%s: " format, MY_NAME , ## arg); } while (0)
  45. #define err(format, arg...) printk(KERN_ERR "%s: " format, MY_NAME , ## arg)
  46. #define info(format, arg...) printk(KERN_INFO "%s: " format, MY_NAME , ## arg)
  47. #define warn(format, arg...) printk(KERN_WARNING "%s: " format, MY_NAME , ## arg)
  48. struct slot {
  49. struct slot *next;
  50. u8 bus;
  51. u8 device;
  52. u32 number;
  53. u8 state;
  54. struct timer_list task_event;
  55. u8 hp_slot;
  56. struct controller *ctrl;
  57. struct hpc_ops *hpc_ops;
  58. struct hotplug_slot *hotplug_slot;
  59. struct list_head slot_list;
  60. };
  61. struct event_info {
  62. u32 event_type;
  63. u8 hp_slot;
  64. };
  65. typedef u8(*php_intr_callback_t) (u8 hp_slot, void *instance_id);
  66. struct php_ctlr_state_s {
  67. struct php_ctlr_state_s *pnext;
  68. struct pci_dev *pci_dev;
  69. unsigned int irq;
  70. unsigned long flags; /* spinlock's */
  71. u32 slot_device_offset;
  72. u32 num_slots;
  73. struct timer_list int_poll_timer; /* Added for poll event */
  74. php_intr_callback_t attention_button_callback;
  75. php_intr_callback_t switch_change_callback;
  76. php_intr_callback_t presence_change_callback;
  77. php_intr_callback_t power_fault_callback;
  78. void *callback_instance_id;
  79. struct ctrl_reg *creg; /* Ptr to controller register space */
  80. };
  81. #define MAX_EVENTS 10
  82. struct controller {
  83. struct controller *next;
  84. struct mutex crit_sect; /* critical section mutex */
  85. struct mutex ctrl_lock; /* controller lock */
  86. struct php_ctlr_state_s *hpc_ctlr_handle; /* HPC controller handle */
  87. int num_slots; /* Number of slots on ctlr */
  88. int slot_num_inc; /* 1 or -1 */
  89. struct pci_dev *pci_dev;
  90. struct pci_bus *pci_bus;
  91. struct event_info event_queue[MAX_EVENTS];
  92. struct slot *slot;
  93. struct hpc_ops *hpc_ops;
  94. wait_queue_head_t queue; /* sleep & wake process */
  95. u8 next_event;
  96. u8 bus;
  97. u8 device;
  98. u8 function;
  99. u8 slot_device_offset;
  100. u32 first_slot; /* First physical slot number */ /* PCIE only has 1 slot */
  101. u8 slot_bus; /* Bus where the slots handled by this controller sit */
  102. u8 ctrlcap;
  103. u16 vendor_id;
  104. u8 cap_base;
  105. };
  106. #define INT_BUTTON_IGNORE 0
  107. #define INT_PRESENCE_ON 1
  108. #define INT_PRESENCE_OFF 2
  109. #define INT_SWITCH_CLOSE 3
  110. #define INT_SWITCH_OPEN 4
  111. #define INT_POWER_FAULT 5
  112. #define INT_POWER_FAULT_CLEAR 6
  113. #define INT_BUTTON_PRESS 7
  114. #define INT_BUTTON_RELEASE 8
  115. #define INT_BUTTON_CANCEL 9
  116. #define STATIC_STATE 0
  117. #define BLINKINGON_STATE 1
  118. #define BLINKINGOFF_STATE 2
  119. #define POWERON_STATE 3
  120. #define POWEROFF_STATE 4
  121. #define PCI_TO_PCI_BRIDGE_CLASS 0x00060400
  122. /* Error messages */
  123. #define INTERLOCK_OPEN 0x00000002
  124. #define ADD_NOT_SUPPORTED 0x00000003
  125. #define CARD_FUNCTIONING 0x00000005
  126. #define ADAPTER_NOT_SAME 0x00000006
  127. #define NO_ADAPTER_PRESENT 0x00000009
  128. #define NOT_ENOUGH_RESOURCES 0x0000000B
  129. #define DEVICE_TYPE_NOT_SUPPORTED 0x0000000C
  130. #define WRONG_BUS_FREQUENCY 0x0000000D
  131. #define POWER_FAILURE 0x0000000E
  132. #define REMOVE_NOT_SUPPORTED 0x00000003
  133. #define DISABLE_CARD 1
  134. /* Field definitions in Slot Capabilities Register */
  135. #define ATTN_BUTTN_PRSN 0x00000001
  136. #define PWR_CTRL_PRSN 0x00000002
  137. #define MRL_SENS_PRSN 0x00000004
  138. #define ATTN_LED_PRSN 0x00000008
  139. #define PWR_LED_PRSN 0x00000010
  140. #define HP_SUPR_RM_SUP 0x00000020
  141. #define ATTN_BUTTN(cap) (cap & ATTN_BUTTN_PRSN)
  142. #define POWER_CTRL(cap) (cap & PWR_CTRL_PRSN)
  143. #define MRL_SENS(cap) (cap & MRL_SENS_PRSN)
  144. #define ATTN_LED(cap) (cap & ATTN_LED_PRSN)
  145. #define PWR_LED(cap) (cap & PWR_LED_PRSN)
  146. #define HP_SUPR_RM(cap) (cap & HP_SUPR_RM_SUP)
  147. /*
  148. * error Messages
  149. */
  150. #define msg_initialization_err "Initialization failure, error=%d\n"
  151. #define msg_button_on "PCI slot #%s - powering on due to button press.\n"
  152. #define msg_button_off "PCI slot #%s - powering off due to button press.\n"
  153. #define msg_button_cancel "PCI slot #%s - action canceled due to button press.\n"
  154. #define msg_button_ignore "PCI slot #%s - button press ignored. (action in progress...)\n"
  155. /* controller functions */
  156. extern int pciehp_event_start_thread (void);
  157. extern void pciehp_event_stop_thread (void);
  158. extern int pciehp_enable_slot (struct slot *slot);
  159. extern int pciehp_disable_slot (struct slot *slot);
  160. extern u8 pciehp_handle_attention_button (u8 hp_slot, void *inst_id);
  161. extern u8 pciehp_handle_switch_change (u8 hp_slot, void *inst_id);
  162. extern u8 pciehp_handle_presence_change (u8 hp_slot, void *inst_id);
  163. extern u8 pciehp_handle_power_fault (u8 hp_slot, void *inst_id);
  164. /* extern void long_delay (int delay); */
  165. /* pci functions */
  166. extern int pciehp_configure_device (struct slot *p_slot);
  167. extern int pciehp_unconfigure_device (struct slot *p_slot);
  168. /* Global variables */
  169. extern struct controller *pciehp_ctrl_list;
  170. /* Inline functions */
  171. static inline struct slot *pciehp_find_slot(struct controller *ctrl, u8 device)
  172. {
  173. struct slot *p_slot, *tmp_slot = NULL;
  174. p_slot = ctrl->slot;
  175. while (p_slot && (p_slot->device != device)) {
  176. tmp_slot = p_slot;
  177. p_slot = p_slot->next;
  178. }
  179. if (p_slot == NULL) {
  180. err("ERROR: pciehp_find_slot device=0x%x\n", device);
  181. p_slot = tmp_slot;
  182. }
  183. return p_slot;
  184. }
  185. static inline int wait_for_ctrl_irq(struct controller *ctrl)
  186. {
  187. int retval = 0;
  188. DECLARE_WAITQUEUE(wait, current);
  189. add_wait_queue(&ctrl->queue, &wait);
  190. if (!pciehp_poll_mode)
  191. /* Sleep for up to 1 second */
  192. msleep_interruptible(1000);
  193. else
  194. msleep_interruptible(2500);
  195. remove_wait_queue(&ctrl->queue, &wait);
  196. if (signal_pending(current))
  197. retval = -EINTR;
  198. return retval;
  199. }
  200. #define SLOT_NAME_SIZE 10
  201. static inline void make_slot_name(char *buffer, int buffer_size, struct slot *slot)
  202. {
  203. snprintf(buffer, buffer_size, "%04d_%04d", slot->bus, slot->number);
  204. }
  205. enum php_ctlr_type {
  206. PCI,
  207. ISA,
  208. ACPI
  209. };
  210. int pcie_init(struct controller *ctrl, struct pcie_device *dev);
  211. /* This has no meaning for PCI Express, as there is only 1 slot per port */
  212. int pcie_get_ctlr_slot_config(struct controller *ctrl,
  213. int *num_ctlr_slots,
  214. int *first_device_num,
  215. int *physical_slot_num,
  216. u8 *ctrlcap);
  217. struct hpc_ops {
  218. int (*power_on_slot) (struct slot *slot);
  219. int (*power_off_slot) (struct slot *slot);
  220. int (*get_power_status) (struct slot *slot, u8 *status);
  221. int (*get_attention_status) (struct slot *slot, u8 *status);
  222. int (*set_attention_status) (struct slot *slot, u8 status);
  223. int (*get_latch_status) (struct slot *slot, u8 *status);
  224. int (*get_adapter_status) (struct slot *slot, u8 *status);
  225. int (*get_max_bus_speed) (struct slot *slot, enum pci_bus_speed *speed);
  226. int (*get_cur_bus_speed) (struct slot *slot, enum pci_bus_speed *speed);
  227. int (*get_max_lnk_width) (struct slot *slot, enum pcie_link_width *value);
  228. int (*get_cur_lnk_width) (struct slot *slot, enum pcie_link_width *value);
  229. int (*query_power_fault) (struct slot *slot);
  230. void (*green_led_on) (struct slot *slot);
  231. void (*green_led_off) (struct slot *slot);
  232. void (*green_led_blink) (struct slot *slot);
  233. void (*release_ctlr) (struct controller *ctrl);
  234. int (*check_lnk_status) (struct controller *ctrl);
  235. };
  236. #ifdef CONFIG_ACPI
  237. #include <acpi/acpi.h>
  238. #include <acpi/acpi_bus.h>
  239. #include <acpi/actypes.h>
  240. #include <linux/pci-acpi.h>
  241. #define pciehp_get_hp_hw_control_from_firmware(dev) \
  242. pciehp_acpi_get_hp_hw_control_from_firmware(dev)
  243. static inline int pciehp_get_hp_params_from_firmware(struct pci_dev *dev,
  244. struct hotplug_params *hpp)
  245. {
  246. if (ACPI_FAILURE(acpi_get_hp_params_from_firmware(dev->bus, hpp)))
  247. return -ENODEV;
  248. return 0;
  249. }
  250. #else
  251. #define pciehp_get_hp_hw_control_from_firmware(dev) 0
  252. #define pciehp_get_hp_params_from_firmware(dev, hpp) (-ENODEV)
  253. #endif /* CONFIG_ACPI */
  254. #endif /* _PCIEHP_H */