vitesse.c 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /*
  2. * Driver for Vitesse PHYs
  3. *
  4. * Author: Kriston Carson
  5. *
  6. * Copyright (c) 2005 Freescale Semiconductor, Inc.
  7. *
  8. * This program is free software; you can redistribute it and/or modify it
  9. * under the terms of the GNU General Public License as published by the
  10. * Free Software Foundation; either version 2 of the License, or (at your
  11. * option) any later version.
  12. *
  13. */
  14. #include <linux/kernel.h>
  15. #include <linux/module.h>
  16. #include <linux/mii.h>
  17. #include <linux/ethtool.h>
  18. #include <linux/phy.h>
  19. /* Vitesse Extended Control Register 1 */
  20. #define MII_VSC8244_EXT_CON1 0x17
  21. #define MII_VSC8244_EXTCON1_INIT 0x0000
  22. /* Vitesse Interrupt Mask Register */
  23. #define MII_VSC8244_IMASK 0x19
  24. #define MII_VSC8244_IMASK_IEN 0x8000
  25. #define MII_VSC8244_IMASK_SPEED 0x4000
  26. #define MII_VSC8244_IMASK_LINK 0x2000
  27. #define MII_VSC8244_IMASK_DUPLEX 0x1000
  28. #define MII_VSC8244_IMASK_MASK 0xf000
  29. /* Vitesse Interrupt Status Register */
  30. #define MII_VSC8244_ISTAT 0x1a
  31. #define MII_VSC8244_ISTAT_STATUS 0x8000
  32. #define MII_VSC8244_ISTAT_SPEED 0x4000
  33. #define MII_VSC8244_ISTAT_LINK 0x2000
  34. #define MII_VSC8244_ISTAT_DUPLEX 0x1000
  35. /* Vitesse Auxiliary Control/Status Register */
  36. #define MII_VSC8244_AUX_CONSTAT 0x1c
  37. #define MII_VSC8244_AUXCONSTAT_INIT 0x0004
  38. #define MII_VSC8244_AUXCONSTAT_DUPLEX 0x0020
  39. #define MII_VSC8244_AUXCONSTAT_SPEED 0x0018
  40. #define MII_VSC8244_AUXCONSTAT_GBIT 0x0010
  41. #define MII_VSC8244_AUXCONSTAT_100 0x0008
  42. MODULE_DESCRIPTION("Vitesse PHY driver");
  43. MODULE_AUTHOR("Kriston Carson");
  44. MODULE_LICENSE("GPL");
  45. static int vsc824x_config_init(struct phy_device *phydev)
  46. {
  47. int err;
  48. err = phy_write(phydev, MII_VSC8244_AUX_CONSTAT,
  49. MII_VSC8244_AUXCONSTAT_INIT);
  50. if (err < 0)
  51. return err;
  52. err = phy_write(phydev, MII_VSC8244_EXT_CON1,
  53. MII_VSC8244_EXTCON1_INIT);
  54. return err;
  55. }
  56. static int vsc824x_ack_interrupt(struct phy_device *phydev)
  57. {
  58. int err = phy_read(phydev, MII_VSC8244_ISTAT);
  59. return (err < 0) ? err : 0;
  60. }
  61. static int vsc824x_config_intr(struct phy_device *phydev)
  62. {
  63. int err;
  64. if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
  65. err = phy_write(phydev, MII_VSC8244_IMASK,
  66. MII_VSC8244_IMASK_MASK);
  67. else
  68. err = phy_write(phydev, MII_VSC8244_IMASK, 0);
  69. return err;
  70. }
  71. /* Vitesse 824x */
  72. static struct phy_driver vsc8244_driver = {
  73. .phy_id = 0x000fc6c2,
  74. .name = "Vitesse VSC8244",
  75. .phy_id_mask = 0x000fffc0,
  76. .features = PHY_GBIT_FEATURES,
  77. .flags = PHY_HAS_INTERRUPT,
  78. .config_init = &vsc824x_config_init,
  79. .config_aneg = &genphy_config_aneg,
  80. .read_status = &genphy_read_status,
  81. .ack_interrupt = &vsc824x_ack_interrupt,
  82. .config_intr = &vsc824x_config_intr,
  83. .driver = { .owner = THIS_MODULE,},
  84. };
  85. static int __init vsc8244_init(void)
  86. {
  87. return phy_driver_register(&vsc8244_driver);
  88. }
  89. static void __exit vsc8244_exit(void)
  90. {
  91. phy_driver_unregister(&vsc8244_driver);
  92. }
  93. module_init(vsc8244_init);
  94. module_exit(vsc8244_exit);