mthca_catas.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218
  1. /*
  2. * Copyright (c) 2005 Cisco Systems. All rights reserved.
  3. *
  4. * This software is available to you under a choice of one of two
  5. * licenses. You may choose to be licensed under the terms of the GNU
  6. * General Public License (GPL) Version 2, available from the file
  7. * COPYING in the main directory of this source tree, or the
  8. * OpenIB.org BSD license below:
  9. *
  10. * Redistribution and use in source and binary forms, with or
  11. * without modification, are permitted provided that the following
  12. * conditions are met:
  13. *
  14. * - Redistributions of source code must retain the above
  15. * copyright notice, this list of conditions and the following
  16. * disclaimer.
  17. *
  18. * - Redistributions in binary form must reproduce the above
  19. * copyright notice, this list of conditions and the following
  20. * disclaimer in the documentation and/or other materials
  21. * provided with the distribution.
  22. *
  23. * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
  24. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
  25. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
  26. * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
  27. * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
  28. * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
  29. * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  30. * SOFTWARE.
  31. *
  32. * $Id$
  33. */
  34. #include <linux/jiffies.h>
  35. #include <linux/timer.h>
  36. #include <linux/workqueue.h>
  37. #include "mthca_dev.h"
  38. enum {
  39. MTHCA_CATAS_POLL_INTERVAL = 5 * HZ,
  40. MTHCA_CATAS_TYPE_INTERNAL = 0,
  41. MTHCA_CATAS_TYPE_UPLINK = 3,
  42. MTHCA_CATAS_TYPE_DDR = 4,
  43. MTHCA_CATAS_TYPE_PARITY = 5,
  44. };
  45. static DEFINE_SPINLOCK(catas_lock);
  46. static LIST_HEAD(catas_list);
  47. static struct workqueue_struct *catas_wq;
  48. static struct work_struct catas_work;
  49. static int catas_reset_disable;
  50. module_param_named(catas_reset_disable, catas_reset_disable, int, 0644);
  51. MODULE_PARM_DESC(catas_reset_disable, "disable reset on catastrophic event if nonzero");
  52. static void catas_reset(void *work_ptr)
  53. {
  54. struct mthca_dev *dev, *tmpdev;
  55. LIST_HEAD(tlist);
  56. int ret;
  57. mutex_lock(&mthca_device_mutex);
  58. spin_lock_irq(&catas_lock);
  59. list_splice_init(&catas_list, &tlist);
  60. spin_unlock_irq(&catas_lock);
  61. list_for_each_entry_safe(dev, tmpdev, &tlist, catas_err.list) {
  62. ret = __mthca_restart_one(dev->pdev);
  63. if (ret)
  64. mthca_err(dev, "Reset failed (%d)\n", ret);
  65. else
  66. mthca_dbg(dev, "Reset succeeded\n");
  67. }
  68. mutex_unlock(&mthca_device_mutex);
  69. }
  70. static void handle_catas(struct mthca_dev *dev)
  71. {
  72. struct ib_event event;
  73. unsigned long flags;
  74. const char *type;
  75. int i;
  76. event.device = &dev->ib_dev;
  77. event.event = IB_EVENT_DEVICE_FATAL;
  78. event.element.port_num = 0;
  79. ib_dispatch_event(&event);
  80. switch (swab32(readl(dev->catas_err.map)) >> 24) {
  81. case MTHCA_CATAS_TYPE_INTERNAL:
  82. type = "internal error";
  83. break;
  84. case MTHCA_CATAS_TYPE_UPLINK:
  85. type = "uplink bus error";
  86. break;
  87. case MTHCA_CATAS_TYPE_DDR:
  88. type = "DDR data error";
  89. break;
  90. case MTHCA_CATAS_TYPE_PARITY:
  91. type = "internal parity error";
  92. break;
  93. default:
  94. type = "unknown error";
  95. break;
  96. }
  97. mthca_err(dev, "Catastrophic error detected: %s\n", type);
  98. for (i = 0; i < dev->catas_err.size; ++i)
  99. mthca_err(dev, " buf[%02x]: %08x\n",
  100. i, swab32(readl(dev->catas_err.map + i)));
  101. if (catas_reset_disable)
  102. return;
  103. spin_lock_irqsave(&catas_lock, flags);
  104. list_add(&dev->catas_err.list, &catas_list);
  105. queue_work(catas_wq, &catas_work);
  106. spin_unlock_irqrestore(&catas_lock, flags);
  107. }
  108. static void poll_catas(unsigned long dev_ptr)
  109. {
  110. struct mthca_dev *dev = (struct mthca_dev *) dev_ptr;
  111. unsigned long flags;
  112. int i;
  113. for (i = 0; i < dev->catas_err.size; ++i)
  114. if (readl(dev->catas_err.map + i)) {
  115. handle_catas(dev);
  116. return;
  117. }
  118. spin_lock_irqsave(&catas_lock, flags);
  119. if (!dev->catas_err.stop)
  120. mod_timer(&dev->catas_err.timer,
  121. jiffies + MTHCA_CATAS_POLL_INTERVAL);
  122. spin_unlock_irqrestore(&catas_lock, flags);
  123. return;
  124. }
  125. void mthca_start_catas_poll(struct mthca_dev *dev)
  126. {
  127. unsigned long addr;
  128. init_timer(&dev->catas_err.timer);
  129. dev->catas_err.stop = 0;
  130. dev->catas_err.map = NULL;
  131. addr = pci_resource_start(dev->pdev, 0) +
  132. ((pci_resource_len(dev->pdev, 0) - 1) &
  133. dev->catas_err.addr);
  134. if (!request_mem_region(addr, dev->catas_err.size * 4,
  135. DRV_NAME)) {
  136. mthca_warn(dev, "couldn't request catastrophic error region "
  137. "at 0x%lx/0x%x\n", addr, dev->catas_err.size * 4);
  138. return;
  139. }
  140. dev->catas_err.map = ioremap(addr, dev->catas_err.size * 4);
  141. if (!dev->catas_err.map) {
  142. mthca_warn(dev, "couldn't map catastrophic error region "
  143. "at 0x%lx/0x%x\n", addr, dev->catas_err.size * 4);
  144. release_mem_region(addr, dev->catas_err.size * 4);
  145. return;
  146. }
  147. dev->catas_err.timer.data = (unsigned long) dev;
  148. dev->catas_err.timer.function = poll_catas;
  149. dev->catas_err.timer.expires = jiffies + MTHCA_CATAS_POLL_INTERVAL;
  150. INIT_LIST_HEAD(&dev->catas_err.list);
  151. add_timer(&dev->catas_err.timer);
  152. }
  153. void mthca_stop_catas_poll(struct mthca_dev *dev)
  154. {
  155. spin_lock_irq(&catas_lock);
  156. dev->catas_err.stop = 1;
  157. spin_unlock_irq(&catas_lock);
  158. del_timer_sync(&dev->catas_err.timer);
  159. if (dev->catas_err.map) {
  160. iounmap(dev->catas_err.map);
  161. release_mem_region(pci_resource_start(dev->pdev, 0) +
  162. ((pci_resource_len(dev->pdev, 0) - 1) &
  163. dev->catas_err.addr),
  164. dev->catas_err.size * 4);
  165. }
  166. spin_lock_irq(&catas_lock);
  167. list_del(&dev->catas_err.list);
  168. spin_unlock_irq(&catas_lock);
  169. }
  170. int __init mthca_catas_init(void)
  171. {
  172. INIT_WORK(&catas_work, catas_reset, NULL);
  173. catas_wq = create_singlethread_workqueue("mthca_catas");
  174. if (!catas_wq)
  175. return -ENOMEM;
  176. return 0;
  177. }
  178. void mthca_catas_cleanup(void)
  179. {
  180. destroy_workqueue(catas_wq);
  181. }