pata_opti.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290
  1. /*
  2. * pata_opti.c - ATI PATA for new ATA layer
  3. * (C) 2005 Red Hat Inc
  4. * Alan Cox <alan@redhat.com>
  5. *
  6. * Based on
  7. * linux/drivers/ide/pci/opti621.c Version 0.7 Sept 10, 2002
  8. *
  9. * Copyright (C) 1996-1998 Linus Torvalds & authors (see below)
  10. *
  11. * Authors:
  12. * Jaromir Koutek <miri@punknet.cz>,
  13. * Jan Harkes <jaharkes@cwi.nl>,
  14. * Mark Lord <mlord@pobox.com>
  15. * Some parts of code are from ali14xx.c and from rz1000.c.
  16. *
  17. * Also consulted the FreeBSD prototype driver by Kevin Day to try
  18. * and resolve some confusions. Further documentation can be found in
  19. * Ralf Brown's interrupt list
  20. *
  21. * If you have other variants of the Opti range (Viper/Vendetta) please
  22. * try this driver with those PCI idents and report back. For the later
  23. * chips see the pata_optidma driver
  24. *
  25. */
  26. #include <linux/kernel.h>
  27. #include <linux/module.h>
  28. #include <linux/pci.h>
  29. #include <linux/init.h>
  30. #include <linux/blkdev.h>
  31. #include <linux/delay.h>
  32. #include <scsi/scsi_host.h>
  33. #include <linux/libata.h>
  34. #define DRV_NAME "pata_opti"
  35. #define DRV_VERSION "0.2.5"
  36. enum {
  37. READ_REG = 0, /* index of Read cycle timing register */
  38. WRITE_REG = 1, /* index of Write cycle timing register */
  39. CNTRL_REG = 3, /* index of Control register */
  40. STRAP_REG = 5, /* index of Strap register */
  41. MISC_REG = 6 /* index of Miscellaneous register */
  42. };
  43. /**
  44. * opti_pre_reset - probe begin
  45. * @ap: ATA port
  46. *
  47. * Set up cable type and use generic probe init
  48. */
  49. static int opti_pre_reset(struct ata_port *ap)
  50. {
  51. struct pci_dev *pdev = to_pci_dev(ap->host->dev);
  52. static const struct pci_bits opti_enable_bits[] = {
  53. { 0x45, 1, 0x80, 0x00 },
  54. { 0x40, 1, 0x08, 0x00 }
  55. };
  56. if (!pci_test_config_bits(pdev, &opti_enable_bits[ap->port_no]))
  57. return -ENOENT;
  58. ap->cbl = ATA_CBL_PATA40;
  59. return ata_std_prereset(ap);
  60. }
  61. /**
  62. * opti_probe_reset - probe reset
  63. * @ap: ATA port
  64. *
  65. * Perform the ATA probe and bus reset sequence plus specific handling
  66. * for this hardware. The Opti needs little handling - we have no UDMA66
  67. * capability that needs cable detection. All we must do is check the port
  68. * is enabled.
  69. */
  70. static void opti_error_handler(struct ata_port *ap)
  71. {
  72. ata_bmdma_drive_eh(ap, opti_pre_reset, ata_std_softreset, NULL, ata_std_postreset);
  73. }
  74. /**
  75. * opti_write_reg - control register setup
  76. * @ap: ATA port
  77. * @value: value
  78. * @reg: control register number
  79. *
  80. * The Opti uses magic 'trapdoor' register accesses to do configuration
  81. * rather than using PCI space as other controllers do. The double inw
  82. * on the error register activates configuration mode. We can then write
  83. * the control register
  84. */
  85. static void opti_write_reg(struct ata_port *ap, u8 val, int reg)
  86. {
  87. unsigned long regio = ap->ioaddr.cmd_addr;
  88. /* These 3 unlock the control register access */
  89. inw(regio + 1);
  90. inw(regio + 1);
  91. outb(3, regio + 2);
  92. /* Do the I/O */
  93. outb(val, regio + reg);
  94. /* Relock */
  95. outb(0x83, regio + 2);
  96. }
  97. #if 0
  98. /**
  99. * opti_read_reg - control register read
  100. * @ap: ATA port
  101. * @reg: control register number
  102. *
  103. * The Opti uses magic 'trapdoor' register accesses to do configuration
  104. * rather than using PCI space as other controllers do. The double inw
  105. * on the error register activates configuration mode. We can then read
  106. * the control register
  107. */
  108. static u8 opti_read_reg(struct ata_port *ap, int reg)
  109. {
  110. unsigned long regio = ap->ioaddr.cmd_addr;
  111. u8 ret;
  112. inw(regio + 1);
  113. inw(regio + 1);
  114. outb(3, regio + 2);
  115. ret = inb(regio + reg);
  116. outb(0x83, regio + 2);
  117. }
  118. #endif
  119. /**
  120. * opti_set_piomode - set initial PIO mode data
  121. * @ap: ATA interface
  122. * @adev: ATA device
  123. *
  124. * Called to do the PIO mode setup. Timing numbers are taken from
  125. * the FreeBSD driver then pre computed to keep the code clean. There
  126. * are two tables depending on the hardware clock speed.
  127. */
  128. static void opti_set_piomode(struct ata_port *ap, struct ata_device *adev)
  129. {
  130. struct ata_device *pair = ata_dev_pair(adev);
  131. int clock;
  132. int pio = adev->pio_mode - XFER_PIO_0;
  133. unsigned long regio = ap->ioaddr.cmd_addr;
  134. u8 addr;
  135. /* Address table precomputed with prefetch off and a DCLK of 2 */
  136. static const u8 addr_timing[2][5] = {
  137. { 0x30, 0x20, 0x20, 0x10, 0x10 },
  138. { 0x20, 0x20, 0x10, 0x10, 0x10 }
  139. };
  140. static const u8 data_rec_timing[2][5] = {
  141. { 0x6B, 0x56, 0x42, 0x32, 0x31 },
  142. { 0x58, 0x44, 0x32, 0x22, 0x21 }
  143. };
  144. outb(0xff, regio + 5);
  145. clock = inw(regio + 5) & 1;
  146. /*
  147. * As with many controllers the address setup time is shared
  148. * and must suit both devices if present.
  149. */
  150. addr = addr_timing[clock][pio];
  151. if (pair) {
  152. /* Hardware constraint */
  153. u8 pair_addr = addr_timing[clock][pair->pio_mode - XFER_PIO_0];
  154. if (pair_addr > addr)
  155. addr = pair_addr;
  156. }
  157. /* Commence primary programming sequence */
  158. opti_write_reg(ap, adev->devno, MISC_REG);
  159. opti_write_reg(ap, data_rec_timing[clock][pio], READ_REG);
  160. opti_write_reg(ap, data_rec_timing[clock][pio], WRITE_REG);
  161. opti_write_reg(ap, addr, MISC_REG);
  162. /* Programming sequence complete, override strapping */
  163. opti_write_reg(ap, 0x85, CNTRL_REG);
  164. }
  165. static struct scsi_host_template opti_sht = {
  166. .module = THIS_MODULE,
  167. .name = DRV_NAME,
  168. .ioctl = ata_scsi_ioctl,
  169. .queuecommand = ata_scsi_queuecmd,
  170. .can_queue = ATA_DEF_QUEUE,
  171. .this_id = ATA_SHT_THIS_ID,
  172. .sg_tablesize = LIBATA_MAX_PRD,
  173. .max_sectors = ATA_MAX_SECTORS,
  174. .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
  175. .emulated = ATA_SHT_EMULATED,
  176. .use_clustering = ATA_SHT_USE_CLUSTERING,
  177. .proc_name = DRV_NAME,
  178. .dma_boundary = ATA_DMA_BOUNDARY,
  179. .slave_configure = ata_scsi_slave_config,
  180. .bios_param = ata_std_bios_param,
  181. };
  182. static struct ata_port_operations opti_port_ops = {
  183. .port_disable = ata_port_disable,
  184. .set_piomode = opti_set_piomode,
  185. /* .set_dmamode = opti_set_dmamode, */
  186. .tf_load = ata_tf_load,
  187. .tf_read = ata_tf_read,
  188. .check_status = ata_check_status,
  189. .exec_command = ata_exec_command,
  190. .dev_select = ata_std_dev_select,
  191. .freeze = ata_bmdma_freeze,
  192. .thaw = ata_bmdma_thaw,
  193. .error_handler = opti_error_handler,
  194. .post_internal_cmd = ata_bmdma_post_internal_cmd,
  195. .bmdma_setup = ata_bmdma_setup,
  196. .bmdma_start = ata_bmdma_start,
  197. .bmdma_stop = ata_bmdma_stop,
  198. .bmdma_status = ata_bmdma_status,
  199. .qc_prep = ata_qc_prep,
  200. .qc_issue = ata_qc_issue_prot,
  201. .data_xfer = ata_pio_data_xfer,
  202. .irq_handler = ata_interrupt,
  203. .irq_clear = ata_bmdma_irq_clear,
  204. .port_start = ata_port_start,
  205. .port_stop = ata_port_stop,
  206. .host_stop = ata_host_stop
  207. };
  208. static int opti_init_one(struct pci_dev *dev, const struct pci_device_id *id)
  209. {
  210. static struct ata_port_info info = {
  211. .sht = &opti_sht,
  212. .flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_SRST,
  213. .pio_mask = 0x1f,
  214. .port_ops = &opti_port_ops
  215. };
  216. static struct ata_port_info *port_info[2] = { &info, &info };
  217. static int printed_version;
  218. if (!printed_version++)
  219. dev_printk(KERN_DEBUG, &dev->dev, "version " DRV_VERSION "\n");
  220. return ata_pci_init_one(dev, port_info, 2);
  221. }
  222. static const struct pci_device_id opti[] = {
  223. { PCI_VDEVICE(OPTI, PCI_DEVICE_ID_OPTI_82C621), 0 },
  224. { PCI_VDEVICE(OPTI, PCI_DEVICE_ID_OPTI_82C825), 1 },
  225. { },
  226. };
  227. static struct pci_driver opti_pci_driver = {
  228. .name = DRV_NAME,
  229. .id_table = opti,
  230. .probe = opti_init_one,
  231. .remove = ata_pci_remove_one
  232. };
  233. static int __init opti_init(void)
  234. {
  235. return pci_register_driver(&opti_pci_driver);
  236. }
  237. static void __exit opti_exit(void)
  238. {
  239. pci_unregister_driver(&opti_pci_driver);
  240. }
  241. MODULE_AUTHOR("Alan Cox");
  242. MODULE_DESCRIPTION("low-level driver for Opti 621/621X");
  243. MODULE_LICENSE("GPL");
  244. MODULE_DEVICE_TABLE(pci, opti);
  245. MODULE_VERSION(DRV_VERSION);
  246. module_init(opti_init);
  247. module_exit(opti_exit);