xilinx_ml403.h 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. /*
  2. * arch/ppc/platforms/4xx/xilinx_ml403.h
  3. *
  4. * Include file that defines the Xilinx ML403 reference design
  5. *
  6. * Author: Grant Likely <grant.likely@secretlab.ca>
  7. *
  8. * 2005 (c) Secret Lab Technologies Ltd.
  9. * 2002-2004 (c) MontaVista Software, Inc.
  10. *
  11. * This file is licensed under the terms of the GNU General Public License
  12. * version 2. This program is licensed "as is" without any warranty of any
  13. * kind, whether express or implied.
  14. */
  15. #ifdef __KERNEL__
  16. #ifndef __ASM_XILINX_ML403_H__
  17. #define __ASM_XILINX_ML403_H__
  18. /* ML403 has a Xilinx Virtex-4 FPGA with a PPC405 hard core */
  19. #include <platforms/4xx/virtex.h>
  20. #ifndef __ASSEMBLY__
  21. #include <linux/types.h>
  22. typedef struct board_info {
  23. unsigned int bi_memsize; /* DRAM installed, in bytes */
  24. unsigned char bi_enetaddr[6]; /* Local Ethernet MAC address */
  25. unsigned int bi_intfreq; /* Processor speed, in Hz */
  26. unsigned int bi_busfreq; /* PLB Bus speed, in Hz */
  27. unsigned int bi_pci_busfreq; /* PCI Bus speed, in Hz */
  28. } bd_t;
  29. /* Some 4xx parts use a different timebase frequency from the internal clock.
  30. */
  31. #define bi_tbfreq bi_intfreq
  32. #endif /* !__ASSEMBLY__ */
  33. /* We don't need anything mapped. Size of zero will accomplish that. */
  34. #define PPC4xx_ONB_IO_PADDR 0u
  35. #define PPC4xx_ONB_IO_VADDR 0u
  36. #define PPC4xx_ONB_IO_SIZE 0u
  37. #define PPC4xx_MACHINE_NAME "Xilinx ML403 Reference Design"
  38. #endif /* __ASM_XILINX_ML403_H__ */
  39. #endif /* __KERNEL__ */