sstep.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /*
  2. * Single-step support.
  3. *
  4. * Copyright (C) 2004 Paul Mackerras <paulus@au.ibm.com>, IBM
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License
  8. * as published by the Free Software Foundation; either version
  9. * 2 of the License, or (at your option) any later version.
  10. */
  11. #include <linux/kernel.h>
  12. #include <linux/ptrace.h>
  13. #include <asm/sstep.h>
  14. #include <asm/processor.h>
  15. extern char system_call_common[];
  16. #ifdef CONFIG_PPC64
  17. /* Bits in SRR1 that are copied from MSR */
  18. #define MSR_MASK 0xffffffff87c0ffffUL
  19. #else
  20. #define MSR_MASK 0x87c0ffff
  21. #endif
  22. /*
  23. * Determine whether a conditional branch instruction would branch.
  24. */
  25. static int branch_taken(unsigned int instr, struct pt_regs *regs)
  26. {
  27. unsigned int bo = (instr >> 21) & 0x1f;
  28. unsigned int bi;
  29. if ((bo & 4) == 0) {
  30. /* decrement counter */
  31. --regs->ctr;
  32. if (((bo >> 1) & 1) ^ (regs->ctr == 0))
  33. return 0;
  34. }
  35. if ((bo & 0x10) == 0) {
  36. /* check bit from CR */
  37. bi = (instr >> 16) & 0x1f;
  38. if (((regs->ccr >> (31 - bi)) & 1) != ((bo >> 3) & 1))
  39. return 0;
  40. }
  41. return 1;
  42. }
  43. /*
  44. * Emulate instructions that cause a transfer of control.
  45. * Returns 1 if the step was emulated, 0 if not,
  46. * or -1 if the instruction is one that should not be stepped,
  47. * such as an rfid, or a mtmsrd that would clear MSR_RI.
  48. */
  49. int emulate_step(struct pt_regs *regs, unsigned int instr)
  50. {
  51. unsigned int opcode, rd;
  52. unsigned long int imm;
  53. opcode = instr >> 26;
  54. switch (opcode) {
  55. case 16: /* bc */
  56. imm = (signed short)(instr & 0xfffc);
  57. if ((instr & 2) == 0)
  58. imm += regs->nip;
  59. regs->nip += 4;
  60. if ((regs->msr & MSR_SF) == 0)
  61. regs->nip &= 0xffffffffUL;
  62. if (instr & 1)
  63. regs->link = regs->nip;
  64. if (branch_taken(instr, regs))
  65. regs->nip = imm;
  66. return 1;
  67. #ifdef CONFIG_PPC64
  68. case 17: /* sc */
  69. /*
  70. * N.B. this uses knowledge about how the syscall
  71. * entry code works. If that is changed, this will
  72. * need to be changed also.
  73. */
  74. regs->gpr[9] = regs->gpr[13];
  75. regs->gpr[11] = regs->nip + 4;
  76. regs->gpr[12] = regs->msr & MSR_MASK;
  77. regs->gpr[13] = (unsigned long) get_paca();
  78. regs->nip = (unsigned long) &system_call_common;
  79. regs->msr = MSR_KERNEL;
  80. return 1;
  81. #endif
  82. case 18: /* b */
  83. imm = instr & 0x03fffffc;
  84. if (imm & 0x02000000)
  85. imm -= 0x04000000;
  86. if ((instr & 2) == 0)
  87. imm += regs->nip;
  88. if (instr & 1) {
  89. regs->link = regs->nip + 4;
  90. if ((regs->msr & MSR_SF) == 0)
  91. regs->link &= 0xffffffffUL;
  92. }
  93. if ((regs->msr & MSR_SF) == 0)
  94. imm &= 0xffffffffUL;
  95. regs->nip = imm;
  96. return 1;
  97. case 19:
  98. switch (instr & 0x7fe) {
  99. case 0x20: /* bclr */
  100. case 0x420: /* bcctr */
  101. imm = (instr & 0x400)? regs->ctr: regs->link;
  102. regs->nip += 4;
  103. if ((regs->msr & MSR_SF) == 0) {
  104. regs->nip &= 0xffffffffUL;
  105. imm &= 0xffffffffUL;
  106. }
  107. if (instr & 1)
  108. regs->link = regs->nip;
  109. if (branch_taken(instr, regs))
  110. regs->nip = imm;
  111. return 1;
  112. case 0x24: /* rfid, scary */
  113. return -1;
  114. }
  115. case 31:
  116. rd = (instr >> 21) & 0x1f;
  117. switch (instr & 0x7fe) {
  118. case 0xa6: /* mfmsr */
  119. regs->gpr[rd] = regs->msr & MSR_MASK;
  120. regs->nip += 4;
  121. if ((regs->msr & MSR_SF) == 0)
  122. regs->nip &= 0xffffffffUL;
  123. return 1;
  124. case 0x124: /* mtmsr */
  125. imm = regs->gpr[rd];
  126. if ((imm & MSR_RI) == 0)
  127. /* can't step mtmsr that would clear MSR_RI */
  128. return -1;
  129. regs->msr = imm;
  130. regs->nip += 4;
  131. return 1;
  132. #ifdef CONFIG_PPC64
  133. case 0x164: /* mtmsrd */
  134. /* only MSR_EE and MSR_RI get changed if bit 15 set */
  135. /* mtmsrd doesn't change MSR_HV and MSR_ME */
  136. imm = (instr & 0x10000)? 0x8002: 0xefffffffffffefffUL;
  137. imm = (regs->msr & MSR_MASK & ~imm)
  138. | (regs->gpr[rd] & imm);
  139. if ((imm & MSR_RI) == 0)
  140. /* can't step mtmsrd that would clear MSR_RI */
  141. return -1;
  142. regs->msr = imm;
  143. regs->nip += 4;
  144. if ((imm & MSR_SF) == 0)
  145. regs->nip &= 0xffffffffUL;
  146. return 1;
  147. #endif
  148. }
  149. }
  150. return 0;
  151. }