pmc.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116
  1. /*
  2. * arch/powerpc/kernel/pmc.c
  3. *
  4. * Copyright (C) 2004 David Gibson, IBM Corporation.
  5. * Includes code formerly from arch/ppc/kernel/perfmon.c:
  6. * Author: Andy Fleming
  7. * Copyright (c) 2004 Freescale Semiconductor, Inc
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License
  11. * as published by the Free Software Foundation; either version
  12. * 2 of the License, or (at your option) any later version.
  13. */
  14. #include <linux/errno.h>
  15. #include <linux/spinlock.h>
  16. #include <linux/module.h>
  17. #include <asm/processor.h>
  18. #include <asm/pmc.h>
  19. #if defined(CONFIG_FSL_BOOKE) && !defined(CONFIG_E200)
  20. static void dummy_perf(struct pt_regs *regs)
  21. {
  22. unsigned int pmgc0 = mfpmr(PMRN_PMGC0);
  23. pmgc0 &= ~PMGC0_PMIE;
  24. mtpmr(PMRN_PMGC0, pmgc0);
  25. }
  26. #elif defined(CONFIG_PPC64) || defined(CONFIG_6xx)
  27. #ifndef MMCR0_PMAO
  28. #define MMCR0_PMAO 0
  29. #endif
  30. /* Ensure exceptions are disabled */
  31. static void dummy_perf(struct pt_regs *regs)
  32. {
  33. unsigned int mmcr0 = mfspr(SPRN_MMCR0);
  34. mmcr0 &= ~(MMCR0_PMXE|MMCR0_PMAO);
  35. mtspr(SPRN_MMCR0, mmcr0);
  36. }
  37. #else
  38. /* Ensure exceptions are disabled */
  39. static void dummy_perf(struct pt_regs *regs)
  40. {
  41. unsigned int mmcr0 = mfspr(SPRN_MMCR0);
  42. mmcr0 &= ~(MMCR0_PMXE);
  43. mtspr(SPRN_MMCR0, mmcr0);
  44. }
  45. #endif
  46. static DEFINE_SPINLOCK(pmc_owner_lock);
  47. static void *pmc_owner_caller; /* mostly for debugging */
  48. perf_irq_t perf_irq = dummy_perf;
  49. int reserve_pmc_hardware(perf_irq_t new_perf_irq)
  50. {
  51. int err = 0;
  52. spin_lock(&pmc_owner_lock);
  53. if (pmc_owner_caller) {
  54. printk(KERN_WARNING "reserve_pmc_hardware: "
  55. "PMC hardware busy (reserved by caller %p)\n",
  56. pmc_owner_caller);
  57. err = -EBUSY;
  58. goto out;
  59. }
  60. pmc_owner_caller = __builtin_return_address(0);
  61. perf_irq = new_perf_irq ? : dummy_perf;
  62. out:
  63. spin_unlock(&pmc_owner_lock);
  64. return err;
  65. }
  66. EXPORT_SYMBOL_GPL(reserve_pmc_hardware);
  67. void release_pmc_hardware(void)
  68. {
  69. spin_lock(&pmc_owner_lock);
  70. WARN_ON(! pmc_owner_caller);
  71. pmc_owner_caller = NULL;
  72. perf_irq = dummy_perf;
  73. spin_unlock(&pmc_owner_lock);
  74. }
  75. EXPORT_SYMBOL_GPL(release_pmc_hardware);
  76. #ifdef CONFIG_PPC64
  77. void power4_enable_pmcs(void)
  78. {
  79. unsigned long hid0;
  80. hid0 = mfspr(SPRN_HID0);
  81. hid0 |= 1UL << (63 - 20);
  82. /* POWER4 requires the following sequence */
  83. asm volatile(
  84. "sync\n"
  85. "mtspr %1, %0\n"
  86. "mfspr %0, %1\n"
  87. "mfspr %0, %1\n"
  88. "mfspr %0, %1\n"
  89. "mfspr %0, %1\n"
  90. "mfspr %0, %1\n"
  91. "mfspr %0, %1\n"
  92. "isync" : "=&r" (hid0) : "i" (SPRN_HID0), "0" (hid0):
  93. "memory");
  94. }
  95. #endif /* CONFIG_PPC64 */