Home Explore Help
Register Sign In
phyus
/
linux-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: f901b8c46f
Branches Tags
linux-vybrid_pu...
/
arch
/
cris
/
arch-v32
/
lib
/
hw_settings.S

hw_settings.S 2.4 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172 
  1. /*
    2. 

  2.  * $Id: hw_settings.S,v 1.3 2005/04/24 18:36:57 starvik Exp $
    3. 

  3.  *
    4. 

  4.  * This table is used by some tools to extract hardware parameters.
    5. 

  5.  * The table should be included in the kernel and the decompressor.
    6. 

  6.  * Don't forget to update the tools if you change this table.
    7. 

  7.  *
    8. 

  8.  * Copyright (C) 2001 Axis Communications AB
    9. 

  9.  *
    10. 

  10.  * Authors:  Mikael Starvik (starvik@axis.com)
    11. 

  11.  */
    12. 

  12. 

  13. #include <asm/arch/hwregs/asm/reg_map_asm.h>
    14. 

  14. #include <asm/arch/hwregs/asm/bif_core_defs_asm.h>
    15. 

  15. #include <asm/arch/hwregs/asm/gio_defs_asm.h>
    16. 

  16. 

  17. 	.ascii "HW_PARAM_MAGIC" ; Magic number
    18. 

  18. 	.dword 0xc0004000	; Kernel start address
    19. 

  19. 

  20. 	; Debug port
    21. 

  21. #ifdef CONFIG_ETRAX_DEBUG_PORT0
    22. 

  22. 	.dword 0
    23. 

  23. #elif defined(CONFIG_ETRAX_DEBUG_PORT1)
    24. 

  24. 	.dword 1
    25. 

  25. #elif defined(CONFIG_ETRAX_DEBUG_PORT2)
    26. 

  26. 	.dword 2
    27. 

  27. #elif defined(CONFIG_ETRAX_DEBUG_PORT3)
    28. 

  28. 	.dword 3
    29. 

  29. #else
    30. 

  30. 	.dword 4 ; No debug
    31. 

  31. #endif
    32. 

  32. 

  33. 	; Register values
    34. 

  34. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_grp1_cfg)
    35. 

  35. 	.dword CONFIG_ETRAX_MEM_GRP1_CONFIG
    36. 

  36. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_grp2_cfg)
    37. 

  37. 	.dword CONFIG_ETRAX_MEM_GRP2_CONFIG
    38. 

  38. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_grp3_cfg)
    39. 

  39. 	.dword CONFIG_ETRAX_MEM_GRP3_CONFIG
    40. 

  40. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_grp4_cfg)
    41. 

  41. 	.dword CONFIG_ETRAX_MEM_GRP4_CONFIG
    42. 

  42. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_cfg_grp0)
    43. 

  43. 	.dword CONFIG_ETRAX_SDRAM_GRP0_CONFIG
    44. 

  44. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_cfg_grp1)
    45. 

  45. 	.dword CONFIG_ETRAX_SDRAM_GRP1_CONFIG
    46. 

  46. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_timing)
    47. 

  47. 	.dword CONFIG_ETRAX_SDRAM_TIMING
    48. 

  48. 	.dword REG_ADDR(bif_core, regi_bif_core, rw_sdram_cmd)
    49. 

  49. 	.dword CONFIG_ETRAX_SDRAM_COMMAND
    50. 

  50. 

  51. 	.dword REG_ADDR(gio, regi_gio, rw_pa_dout)
    52. 

  52. 	.dword CONFIG_ETRAX_DEF_GIO_PA_OUT
    53. 

  53. 	.dword REG_ADDR(gio, regi_gio, rw_pa_oe)
    54. 

  54. 	.dword CONFIG_ETRAX_DEF_GIO_PA_OE
    55. 

  55. 	.dword REG_ADDR(gio, regi_gio, rw_pb_dout)
    56. 

  56. 	.dword CONFIG_ETRAX_DEF_GIO_PB_OUT
    57. 

  57. 	.dword REG_ADDR(gio, regi_gio, rw_pb_oe)
    58. 

  58. 	.dword CONFIG_ETRAX_DEF_GIO_PB_OE
    59. 

  59. 	.dword REG_ADDR(gio, regi_gio, rw_pc_dout)
    60. 

  60. 	.dword CONFIG_ETRAX_DEF_GIO_PC_OUT
    61. 

  61. 	.dword REG_ADDR(gio, regi_gio, rw_pc_oe)
    62. 

  62. 	.dword CONFIG_ETRAX_DEF_GIO_PC_OE
    63. 

  63. 	.dword REG_ADDR(gio, regi_gio, rw_pd_dout)
    64. 

  64. 	.dword CONFIG_ETRAX_DEF_GIO_PD_OUT
    65. 

  65. 	.dword REG_ADDR(gio, regi_gio, rw_pd_oe)
    66. 

  66. 	.dword CONFIG_ETRAX_DEF_GIO_PD_OE
    67. 

  67. 	.dword REG_ADDR(gio, regi_gio, rw_pe_dout)
    68. 

  68. 	.dword CONFIG_ETRAX_DEF_GIO_PE_OUT
    69. 

  69. 	.dword REG_ADDR(gio, regi_gio, rw_pe_oe)
    70. 

  70. 	.dword CONFIG_ETRAX_DEF_GIO_PE_OE
    71. 

  71. 

  72. 	.dword 0 ; No more register values
    73.