corgi_ssp.c 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274
  1. /*
  2. * SSP control code for Sharp Corgi devices
  3. *
  4. * Copyright (c) 2004-2005 Richard Purdie
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/sched.h>
  15. #include <linux/slab.h>
  16. #include <linux/delay.h>
  17. #include <linux/platform_device.h>
  18. #include <asm/hardware.h>
  19. #include <asm/mach-types.h>
  20. #include <asm/arch/ssp.h>
  21. #include <asm/arch/pxa-regs.h>
  22. #include "sharpsl.h"
  23. static DEFINE_SPINLOCK(corgi_ssp_lock);
  24. static struct ssp_dev corgi_ssp_dev;
  25. static struct ssp_state corgi_ssp_state;
  26. static struct corgissp_machinfo *ssp_machinfo;
  27. /*
  28. * There are three devices connected to the SSP interface:
  29. * 1. A touchscreen controller (TI ADS7846 compatible)
  30. * 2. An LCD contoller (with some Backlight functionality)
  31. * 3. A battery moinitoring IC (Maxim MAX1111)
  32. *
  33. * Each device uses a different speed/mode of communication.
  34. *
  35. * The touchscreen is very sensitive and the most frequently used
  36. * so the port is left configured for this.
  37. *
  38. * Devices are selected using Chip Selects on GPIOs.
  39. */
  40. /*
  41. * ADS7846 Routines
  42. */
  43. unsigned long corgi_ssp_ads7846_putget(ulong data)
  44. {
  45. unsigned long flag;
  46. u32 ret = 0;
  47. spin_lock_irqsave(&corgi_ssp_lock, flag);
  48. if (ssp_machinfo->cs_ads7846 >= 0)
  49. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  50. ssp_write_word(&corgi_ssp_dev,data);
  51. ssp_read_word(&corgi_ssp_dev, &ret);
  52. if (ssp_machinfo->cs_ads7846 >= 0)
  53. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  54. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  55. return ret;
  56. }
  57. /*
  58. * NOTE: These functions should always be called in interrupt context
  59. * and use the _lock and _unlock functions. They are very time sensitive.
  60. */
  61. void corgi_ssp_ads7846_lock(void)
  62. {
  63. spin_lock(&corgi_ssp_lock);
  64. if (ssp_machinfo->cs_ads7846 >= 0)
  65. GPCR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  66. }
  67. void corgi_ssp_ads7846_unlock(void)
  68. {
  69. if (ssp_machinfo->cs_ads7846 >= 0)
  70. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846);
  71. spin_unlock(&corgi_ssp_lock);
  72. }
  73. void corgi_ssp_ads7846_put(ulong data)
  74. {
  75. ssp_write_word(&corgi_ssp_dev,data);
  76. }
  77. unsigned long corgi_ssp_ads7846_get(void)
  78. {
  79. u32 ret = 0;
  80. ssp_read_word(&corgi_ssp_dev, &ret);
  81. return ret;
  82. }
  83. EXPORT_SYMBOL(corgi_ssp_ads7846_putget);
  84. EXPORT_SYMBOL(corgi_ssp_ads7846_lock);
  85. EXPORT_SYMBOL(corgi_ssp_ads7846_unlock);
  86. EXPORT_SYMBOL(corgi_ssp_ads7846_put);
  87. EXPORT_SYMBOL(corgi_ssp_ads7846_get);
  88. /*
  89. * LCD/Backlight Routines
  90. */
  91. unsigned long corgi_ssp_dac_put(ulong data)
  92. {
  93. unsigned long flag, sscr1 = SSCR1_SPH;
  94. u32 tmp;
  95. spin_lock_irqsave(&corgi_ssp_lock, flag);
  96. if (machine_is_spitz() || machine_is_akita() || machine_is_borzoi())
  97. sscr1 = 0;
  98. ssp_disable(&corgi_ssp_dev);
  99. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), sscr1, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_lcdcon));
  100. ssp_enable(&corgi_ssp_dev);
  101. if (ssp_machinfo->cs_lcdcon >= 0)
  102. GPCR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  103. ssp_write_word(&corgi_ssp_dev,data);
  104. /* Read null data back from device to prevent SSP overflow */
  105. ssp_read_word(&corgi_ssp_dev, &tmp);
  106. if (ssp_machinfo->cs_lcdcon >= 0)
  107. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon);
  108. ssp_disable(&corgi_ssp_dev);
  109. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  110. ssp_enable(&corgi_ssp_dev);
  111. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  112. return 0;
  113. }
  114. void corgi_ssp_lcdtg_send(u8 adrs, u8 data)
  115. {
  116. corgi_ssp_dac_put(((adrs & 0x07) << 5) | (data & 0x1f));
  117. }
  118. void corgi_ssp_blduty_set(int duty)
  119. {
  120. corgi_ssp_lcdtg_send(0x02,duty);
  121. }
  122. EXPORT_SYMBOL(corgi_ssp_lcdtg_send);
  123. EXPORT_SYMBOL(corgi_ssp_blduty_set);
  124. /*
  125. * Max1111 Routines
  126. */
  127. int corgi_ssp_max1111_get(ulong data)
  128. {
  129. unsigned long flag;
  130. long voltage = 0, voltage1 = 0, voltage2 = 0;
  131. spin_lock_irqsave(&corgi_ssp_lock, flag);
  132. if (ssp_machinfo->cs_max1111 >= 0)
  133. GPCR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  134. ssp_disable(&corgi_ssp_dev);
  135. ssp_config(&corgi_ssp_dev, (SSCR0_Motorola | (SSCR0_DSS & 0x07 )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_max1111));
  136. ssp_enable(&corgi_ssp_dev);
  137. udelay(1);
  138. /* TB1/RB1 */
  139. ssp_write_word(&corgi_ssp_dev,data);
  140. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1); /* null read */
  141. /* TB12/RB2 */
  142. ssp_write_word(&corgi_ssp_dev,0);
  143. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage1);
  144. /* TB13/RB3*/
  145. ssp_write_word(&corgi_ssp_dev,0);
  146. ssp_read_word(&corgi_ssp_dev, (u32*)&voltage2);
  147. ssp_disable(&corgi_ssp_dev);
  148. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  149. ssp_enable(&corgi_ssp_dev);
  150. if (ssp_machinfo->cs_max1111 >= 0)
  151. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111);
  152. spin_unlock_irqrestore(&corgi_ssp_lock, flag);
  153. if (voltage1 & 0xc0 || voltage2 & 0x3f)
  154. voltage = -1;
  155. else
  156. voltage = ((voltage1 << 2) & 0xfc) | ((voltage2 >> 6) & 0x03);
  157. return voltage;
  158. }
  159. EXPORT_SYMBOL(corgi_ssp_max1111_get);
  160. /*
  161. * Support Routines
  162. */
  163. void __init corgi_ssp_set_machinfo(struct corgissp_machinfo *machinfo)
  164. {
  165. ssp_machinfo = machinfo;
  166. }
  167. static int __init corgi_ssp_probe(struct platform_device *dev)
  168. {
  169. int ret;
  170. /* Chip Select - Disable All */
  171. if (ssp_machinfo->cs_lcdcon >= 0)
  172. pxa_gpio_mode(ssp_machinfo->cs_lcdcon | GPIO_OUT | GPIO_DFLT_HIGH);
  173. if (ssp_machinfo->cs_max1111 >= 0)
  174. pxa_gpio_mode(ssp_machinfo->cs_max1111 | GPIO_OUT | GPIO_DFLT_HIGH);
  175. if (ssp_machinfo->cs_ads7846 >= 0)
  176. pxa_gpio_mode(ssp_machinfo->cs_ads7846 | GPIO_OUT | GPIO_DFLT_HIGH);
  177. ret = ssp_init(&corgi_ssp_dev, ssp_machinfo->port, 0);
  178. if (ret)
  179. printk(KERN_ERR "Unable to register SSP handler!\n");
  180. else {
  181. ssp_disable(&corgi_ssp_dev);
  182. ssp_config(&corgi_ssp_dev, (SSCR0_National | (SSCR0_DSS & 0x0b )), 0, 0, SSCR0_SerClkDiv(ssp_machinfo->clk_ads7846));
  183. ssp_enable(&corgi_ssp_dev);
  184. }
  185. return ret;
  186. }
  187. static int corgi_ssp_remove(struct platform_device *dev)
  188. {
  189. ssp_exit(&corgi_ssp_dev);
  190. return 0;
  191. }
  192. static int corgi_ssp_suspend(struct platform_device *dev, pm_message_t state)
  193. {
  194. ssp_flush(&corgi_ssp_dev);
  195. ssp_save_state(&corgi_ssp_dev,&corgi_ssp_state);
  196. return 0;
  197. }
  198. static int corgi_ssp_resume(struct platform_device *dev)
  199. {
  200. if (ssp_machinfo->cs_lcdcon >= 0)
  201. GPSR(ssp_machinfo->cs_lcdcon) = GPIO_bit(ssp_machinfo->cs_lcdcon); /* High - Disable LCD Control/Timing Gen */
  202. if (ssp_machinfo->cs_max1111 >= 0)
  203. GPSR(ssp_machinfo->cs_max1111) = GPIO_bit(ssp_machinfo->cs_max1111); /* High - Disable MAX1111*/
  204. if (ssp_machinfo->cs_ads7846 >= 0)
  205. GPSR(ssp_machinfo->cs_ads7846) = GPIO_bit(ssp_machinfo->cs_ads7846); /* High - Disable ADS7846*/
  206. ssp_restore_state(&corgi_ssp_dev,&corgi_ssp_state);
  207. ssp_enable(&corgi_ssp_dev);
  208. return 0;
  209. }
  210. static struct platform_driver corgissp_driver = {
  211. .probe = corgi_ssp_probe,
  212. .remove = corgi_ssp_remove,
  213. .suspend = corgi_ssp_suspend,
  214. .resume = corgi_ssp_resume,
  215. .driver = {
  216. .name = "corgi-ssp",
  217. },
  218. };
  219. int __init corgi_ssp_init(void)
  220. {
  221. return platform_driver_register(&corgissp_driver);
  222. }
  223. arch_initcall(corgi_ssp_init);