Kconfig 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. if ARCH_CLPS711X
  2. menu "CLPS711X/EP721X Implementations"
  3. config ARCH_AUTCPU12
  4. bool "AUTCPU12"
  5. help
  6. Say Y if you intend to run the kernel on the autronix autcpu12
  7. board. This board is based on a Cirrus Logic CS89712.
  8. config ARCH_CDB89712
  9. bool "CDB89712"
  10. select ISA
  11. help
  12. This is an evaluation board from Cirrus for the CS89712 processor.
  13. The board includes 2 serial ports, Ethernet, IRDA, and expansion
  14. headers. It comes with 16 MB SDRAM and 8 MB flash ROM.
  15. config ARCH_CEIVA
  16. bool "CEIVA"
  17. help
  18. Say Y here if you intend to run this kernel on the Ceiva/Polaroid
  19. PhotoMax Digital Picture Frame.
  20. config ARCH_CLEP7312
  21. bool "CLEP7312"
  22. help
  23. Boards based on the Cirrus Logic 7212/7312 chips.
  24. config ARCH_EDB7211
  25. bool "EDB7211"
  26. select ISA
  27. select ARCH_DISCONTIGMEM_ENABLE
  28. help
  29. Say Y here if you intend to run this kernel on a Cirrus Logic EDB-7211
  30. evaluation board.
  31. config ARCH_P720T
  32. bool "P720T"
  33. help
  34. Say Y here if you intend to run this kernel on the ARM Prospector
  35. 720T.
  36. config ARCH_FORTUNET
  37. bool "FORTUNET"
  38. # XXX Maybe these should indicate register compatibility
  39. # instead of being mutually exclusive.
  40. config ARCH_EP7211
  41. bool
  42. depends on ARCH_EDB7211
  43. default y
  44. config ARCH_EP7212
  45. bool
  46. depends on ARCH_P720T || ARCH_CEIVA
  47. default y
  48. config EP72XX_ROM_BOOT
  49. bool "EP72xx ROM boot"
  50. depends on ARCH_EP7211 || ARCH_EP7212
  51. ---help---
  52. If you say Y here, your CLPS711x-based kernel will use the bootstrap
  53. mode memory map instead of the normal memory map.
  54. Processors derived from the Cirrus CLPS-711X core support two boot
  55. modes. Normal mode boots from the external memory device at CS0.
  56. Bootstrap mode rearranges parts of the memory map, placing an
  57. internal 128 byte bootstrap ROM at CS0. This option performs the
  58. address map changes required to support booting in this mode.
  59. You almost surely want to say N here.
  60. endmenu
  61. endif