pdaudiocf_core.c 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290
  1. /*
  2. * Driver for Sound Core PDAudioCF soundcard
  3. *
  4. * Copyright (c) 2003 by Jaroslav Kysela <perex@perex.cz>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License as published by
  8. * the Free Software Foundation; either version 2 of the License, or
  9. * (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  19. */
  20. #include <linux/delay.h>
  21. #include <sound/core.h>
  22. #include <sound/info.h>
  23. #include "pdaudiocf.h"
  24. #include <sound/initval.h>
  25. /*
  26. *
  27. */
  28. static unsigned char pdacf_ak4117_read(void *private_data, unsigned char reg)
  29. {
  30. struct snd_pdacf *chip = private_data;
  31. unsigned long timeout;
  32. unsigned long flags;
  33. unsigned char res;
  34. spin_lock_irqsave(&chip->ak4117_lock, flags);
  35. timeout = 1000;
  36. while (pdacf_reg_read(chip, PDAUDIOCF_REG_SCR) & PDAUDIOCF_AK_SBP) {
  37. udelay(5);
  38. if (--timeout == 0) {
  39. spin_unlock_irqrestore(&chip->ak4117_lock, flags);
  40. snd_printk(KERN_ERR "AK4117 ready timeout (read)\n");
  41. return 0;
  42. }
  43. }
  44. pdacf_reg_write(chip, PDAUDIOCF_REG_AK_IFR, (u16)reg << 8);
  45. timeout = 1000;
  46. while (pdacf_reg_read(chip, PDAUDIOCF_REG_SCR) & PDAUDIOCF_AK_SBP) {
  47. udelay(5);
  48. if (--timeout == 0) {
  49. spin_unlock_irqrestore(&chip->ak4117_lock, flags);
  50. snd_printk(KERN_ERR "AK4117 read timeout (read2)\n");
  51. return 0;
  52. }
  53. }
  54. res = (unsigned char)pdacf_reg_read(chip, PDAUDIOCF_REG_AK_IFR);
  55. spin_unlock_irqrestore(&chip->ak4117_lock, flags);
  56. return res;
  57. }
  58. static void pdacf_ak4117_write(void *private_data, unsigned char reg, unsigned char val)
  59. {
  60. struct snd_pdacf *chip = private_data;
  61. unsigned long timeout;
  62. unsigned long flags;
  63. spin_lock_irqsave(&chip->ak4117_lock, flags);
  64. timeout = 1000;
  65. while (inw(chip->port + PDAUDIOCF_REG_SCR) & PDAUDIOCF_AK_SBP) {
  66. udelay(5);
  67. if (--timeout == 0) {
  68. spin_unlock_irqrestore(&chip->ak4117_lock, flags);
  69. snd_printk(KERN_ERR "AK4117 ready timeout (write)\n");
  70. return;
  71. }
  72. }
  73. outw((u16)reg << 8 | val | (1<<13), chip->port + PDAUDIOCF_REG_AK_IFR);
  74. spin_unlock_irqrestore(&chip->ak4117_lock, flags);
  75. }
  76. #if 0
  77. void pdacf_dump(struct snd_pdacf *chip)
  78. {
  79. printk("PDAUDIOCF DUMP (0x%lx):\n", chip->port);
  80. printk("WPD : 0x%x\n", inw(chip->port + PDAUDIOCF_REG_WDP));
  81. printk("RDP : 0x%x\n", inw(chip->port + PDAUDIOCF_REG_RDP));
  82. printk("TCR : 0x%x\n", inw(chip->port + PDAUDIOCF_REG_TCR));
  83. printk("SCR : 0x%x\n", inw(chip->port + PDAUDIOCF_REG_SCR));
  84. printk("ISR : 0x%x\n", inw(chip->port + PDAUDIOCF_REG_ISR));
  85. printk("IER : 0x%x\n", inw(chip->port + PDAUDIOCF_REG_IER));
  86. printk("AK_IFR : 0x%x\n", inw(chip->port + PDAUDIOCF_REG_AK_IFR));
  87. }
  88. #endif
  89. static int pdacf_reset(struct snd_pdacf *chip, int powerdown)
  90. {
  91. u16 val;
  92. val = pdacf_reg_read(chip, PDAUDIOCF_REG_SCR);
  93. val |= PDAUDIOCF_PDN;
  94. val &= ~PDAUDIOCF_RECORD; /* for sure */
  95. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, val);
  96. udelay(5);
  97. val |= PDAUDIOCF_RST;
  98. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, val);
  99. udelay(200);
  100. val &= ~PDAUDIOCF_RST;
  101. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, val);
  102. udelay(5);
  103. if (!powerdown) {
  104. val &= ~PDAUDIOCF_PDN;
  105. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, val);
  106. udelay(200);
  107. }
  108. return 0;
  109. }
  110. void pdacf_reinit(struct snd_pdacf *chip, int resume)
  111. {
  112. pdacf_reset(chip, 0);
  113. if (resume)
  114. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, chip->suspend_reg_scr);
  115. snd_ak4117_reinit(chip->ak4117);
  116. pdacf_reg_write(chip, PDAUDIOCF_REG_TCR, chip->regmap[PDAUDIOCF_REG_TCR>>1]);
  117. pdacf_reg_write(chip, PDAUDIOCF_REG_IER, chip->regmap[PDAUDIOCF_REG_IER>>1]);
  118. }
  119. static void pdacf_proc_read(struct snd_info_entry * entry,
  120. struct snd_info_buffer *buffer)
  121. {
  122. struct snd_pdacf *chip = entry->private_data;
  123. u16 tmp;
  124. snd_iprintf(buffer, "PDAudioCF\n\n");
  125. tmp = pdacf_reg_read(chip, PDAUDIOCF_REG_SCR);
  126. snd_iprintf(buffer, "FPGA revision : 0x%x\n", PDAUDIOCF_FPGAREV(tmp));
  127. }
  128. static void pdacf_proc_init(struct snd_pdacf *chip)
  129. {
  130. struct snd_info_entry *entry;
  131. if (! snd_card_proc_new(chip->card, "pdaudiocf", &entry))
  132. snd_info_set_text_ops(entry, chip, pdacf_proc_read);
  133. }
  134. struct snd_pdacf *snd_pdacf_create(struct snd_card *card)
  135. {
  136. struct snd_pdacf *chip;
  137. chip = kzalloc(sizeof(*chip), GFP_KERNEL);
  138. if (chip == NULL)
  139. return NULL;
  140. chip->card = card;
  141. spin_lock_init(&chip->reg_lock);
  142. spin_lock_init(&chip->ak4117_lock);
  143. tasklet_init(&chip->tq, pdacf_tasklet, (unsigned long)chip);
  144. card->private_data = chip;
  145. pdacf_proc_init(chip);
  146. return chip;
  147. }
  148. static void snd_pdacf_ak4117_change(struct ak4117 *ak4117, unsigned char c0, unsigned char c1)
  149. {
  150. struct snd_pdacf *chip = ak4117->change_callback_private;
  151. unsigned long flags;
  152. u16 val;
  153. if (!(c0 & AK4117_UNLCK))
  154. return;
  155. spin_lock_irqsave(&chip->reg_lock, flags);
  156. val = chip->regmap[PDAUDIOCF_REG_SCR>>1];
  157. if (ak4117->rcs0 & AK4117_UNLCK)
  158. val |= PDAUDIOCF_BLUE_LED_OFF;
  159. else
  160. val &= ~PDAUDIOCF_BLUE_LED_OFF;
  161. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, val);
  162. spin_unlock_irqrestore(&chip->reg_lock, flags);
  163. }
  164. int snd_pdacf_ak4117_create(struct snd_pdacf *chip)
  165. {
  166. int err;
  167. u16 val;
  168. /* design note: if we unmask PLL unlock, parity, valid, audio or auto bit interrupts */
  169. /* from AK4117 then INT1 pin from AK4117 will be high all time, because PCMCIA interrupts are */
  170. /* egde based and FPGA does logical OR for all interrupt sources, we cannot use these */
  171. /* high-rate sources */
  172. static unsigned char pgm[5] = {
  173. AK4117_XTL_24_576M | AK4117_EXCT, /* AK4117_REG_PWRDN */
  174. AK4117_CM_PLL_XTAL | AK4117_PKCS_128fs | AK4117_XCKS_128fs, /* AK4117_REQ_CLOCK */
  175. AK4117_EFH_1024LRCLK | AK4117_DIF_24R | AK4117_IPS, /* AK4117_REG_IO */
  176. 0xff, /* AK4117_REG_INT0_MASK */
  177. AK4117_MAUTO | AK4117_MAUD | AK4117_MULK | AK4117_MPAR | AK4117_MV, /* AK4117_REG_INT1_MASK */
  178. };
  179. err = pdacf_reset(chip, 0);
  180. if (err < 0)
  181. return err;
  182. err = snd_ak4117_create(chip->card, pdacf_ak4117_read, pdacf_ak4117_write, pgm, chip, &chip->ak4117);
  183. if (err < 0)
  184. return err;
  185. val = pdacf_reg_read(chip, PDAUDIOCF_REG_TCR);
  186. #if 1 /* normal operation */
  187. val &= ~(PDAUDIOCF_ELIMAKMBIT|PDAUDIOCF_TESTDATASEL);
  188. #else /* debug */
  189. val |= PDAUDIOCF_ELIMAKMBIT;
  190. val &= ~PDAUDIOCF_TESTDATASEL;
  191. #endif
  192. pdacf_reg_write(chip, PDAUDIOCF_REG_TCR, val);
  193. /* setup the FPGA to match AK4117 setup */
  194. val = pdacf_reg_read(chip, PDAUDIOCF_REG_SCR);
  195. val &= ~(PDAUDIOCF_CLKDIV0 | PDAUDIOCF_CLKDIV1); /* use 24.576Mhz clock */
  196. val &= ~(PDAUDIOCF_RED_LED_OFF|PDAUDIOCF_BLUE_LED_OFF);
  197. val |= PDAUDIOCF_DATAFMT0 | PDAUDIOCF_DATAFMT1; /* 24-bit data */
  198. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, val);
  199. /* setup LEDs and IRQ */
  200. val = pdacf_reg_read(chip, PDAUDIOCF_REG_IER);
  201. val &= ~(PDAUDIOCF_IRQLVLEN0 | PDAUDIOCF_IRQLVLEN1);
  202. val &= ~(PDAUDIOCF_BLUEDUTY0 | PDAUDIOCF_REDDUTY0 | PDAUDIOCF_REDDUTY1);
  203. val |= PDAUDIOCF_BLUEDUTY1 | PDAUDIOCF_HALFRATE;
  204. val |= PDAUDIOCF_IRQOVREN | PDAUDIOCF_IRQAKMEN;
  205. pdacf_reg_write(chip, PDAUDIOCF_REG_IER, val);
  206. chip->ak4117->change_callback_private = chip;
  207. chip->ak4117->change_callback = snd_pdacf_ak4117_change;
  208. /* update LED status */
  209. snd_pdacf_ak4117_change(chip->ak4117, AK4117_UNLCK, 0);
  210. return 0;
  211. }
  212. void snd_pdacf_powerdown(struct snd_pdacf *chip)
  213. {
  214. u16 val;
  215. val = pdacf_reg_read(chip, PDAUDIOCF_REG_SCR);
  216. chip->suspend_reg_scr = val;
  217. val |= PDAUDIOCF_RED_LED_OFF | PDAUDIOCF_BLUE_LED_OFF;
  218. pdacf_reg_write(chip, PDAUDIOCF_REG_SCR, val);
  219. /* disable interrupts, but use direct write to preserve old register value in chip->regmap */
  220. val = inw(chip->port + PDAUDIOCF_REG_IER);
  221. val &= ~(PDAUDIOCF_IRQOVREN|PDAUDIOCF_IRQAKMEN|PDAUDIOCF_IRQLVLEN0|PDAUDIOCF_IRQLVLEN1);
  222. outw(val, chip->port + PDAUDIOCF_REG_IER);
  223. pdacf_reset(chip, 1);
  224. }
  225. #ifdef CONFIG_PM
  226. int snd_pdacf_suspend(struct snd_pdacf *chip, pm_message_t state)
  227. {
  228. u16 val;
  229. snd_power_change_state(chip->card, SNDRV_CTL_POWER_D3hot);
  230. snd_pcm_suspend_all(chip->pcm);
  231. /* disable interrupts, but use direct write to preserve old register value in chip->regmap */
  232. val = inw(chip->port + PDAUDIOCF_REG_IER);
  233. val &= ~(PDAUDIOCF_IRQOVREN|PDAUDIOCF_IRQAKMEN|PDAUDIOCF_IRQLVLEN0|PDAUDIOCF_IRQLVLEN1);
  234. outw(val, chip->port + PDAUDIOCF_REG_IER);
  235. chip->chip_status |= PDAUDIOCF_STAT_IS_SUSPENDED; /* ignore interrupts from now */
  236. snd_pdacf_powerdown(chip);
  237. return 0;
  238. }
  239. static inline int check_signal(struct snd_pdacf *chip)
  240. {
  241. return (chip->ak4117->rcs0 & AK4117_UNLCK) == 0;
  242. }
  243. int snd_pdacf_resume(struct snd_pdacf *chip)
  244. {
  245. int timeout = 40;
  246. pdacf_reinit(chip, 1);
  247. /* wait for AK4117's PLL */
  248. while (timeout-- > 0 &&
  249. (snd_ak4117_external_rate(chip->ak4117) <= 0 || !check_signal(chip)))
  250. mdelay(1);
  251. chip->chip_status &= ~PDAUDIOCF_STAT_IS_SUSPENDED;
  252. snd_power_change_state(chip->card, SNDRV_CTL_POWER_D0);
  253. return 0;
  254. }
  255. #endif