tdo24m.c 9.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396
  1. /*
  2. * tdo24m - SPI-based drivers for Toppoly TDO24M series LCD panels
  3. *
  4. * Copyright (C) 2008 Marvell International Ltd.
  5. * Eric Miao <eric.miao@marvell.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * publishhed by the Free Software Foundation.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/device.h>
  15. #include <linux/spi/spi.h>
  16. #include <linux/fb.h>
  17. #include <linux/lcd.h>
  18. #define POWER_IS_ON(pwr) ((pwr) <= FB_BLANK_NORMAL)
  19. #define TDO24M_SPI_BUFF_SIZE (4)
  20. #define MODE_QVGA 0
  21. #define MODE_VGA 1
  22. struct tdo24m {
  23. struct spi_device *spi_dev;
  24. struct lcd_device *lcd_dev;
  25. struct spi_message msg;
  26. struct spi_transfer xfer;
  27. uint8_t *buf;
  28. int power;
  29. int mode;
  30. };
  31. /* use bit 30, 31 as the indicator of command parameter number */
  32. #define CMD0(x) ((0 << 30) | (x))
  33. #define CMD1(x, x1) ((1 << 30) | ((x) << 9) | 0x100 | (x1))
  34. #define CMD2(x, x1, x2) ((2 << 30) | ((x) << 18) | 0x20000 |\
  35. ((x1) << 9) | 0x100 | (x2))
  36. #define CMD_NULL (-1)
  37. static uint32_t lcd_panel_reset[] = {
  38. CMD0(0x1), /* reset */
  39. CMD0(0x0), /* nop */
  40. CMD0(0x0), /* nop */
  41. CMD0(0x0), /* nop */
  42. CMD_NULL,
  43. };
  44. static uint32_t lcd_panel_on[] = {
  45. CMD0(0x29), /* Display ON */
  46. CMD2(0xB8, 0xFF, 0xF9), /* Output Control */
  47. CMD0(0x11), /* Sleep out */
  48. CMD1(0xB0, 0x16), /* Wake */
  49. CMD_NULL,
  50. };
  51. static uint32_t lcd_panel_off[] = {
  52. CMD0(0x28), /* Display OFF */
  53. CMD2(0xB8, 0x80, 0x02), /* Output Control */
  54. CMD0(0x10), /* Sleep in */
  55. CMD1(0xB0, 0x00), /* Deep stand by in */
  56. CMD_NULL,
  57. };
  58. static uint32_t lcd_vga_pass_through[] = {
  59. CMD1(0xB0, 0x16),
  60. CMD1(0xBC, 0x80),
  61. CMD1(0xE1, 0x00),
  62. CMD1(0x36, 0x50),
  63. CMD1(0x3B, 0x00),
  64. CMD_NULL,
  65. };
  66. static uint32_t lcd_qvga_pass_through[] = {
  67. CMD1(0xB0, 0x16),
  68. CMD1(0xBC, 0x81),
  69. CMD1(0xE1, 0x00),
  70. CMD1(0x36, 0x50),
  71. CMD1(0x3B, 0x22),
  72. CMD_NULL,
  73. };
  74. static uint32_t lcd_vga_transfer[] = {
  75. CMD1(0xcf, 0x02), /* Blanking period control (1) */
  76. CMD2(0xd0, 0x08, 0x04), /* Blanking period control (2) */
  77. CMD1(0xd1, 0x01), /* CKV timing control on/off */
  78. CMD2(0xd2, 0x14, 0x00), /* CKV 1,2 timing control */
  79. CMD2(0xd3, 0x1a, 0x0f), /* OEV timing control */
  80. CMD2(0xd4, 0x1f, 0xaf), /* ASW timing control (1) */
  81. CMD1(0xd5, 0x14), /* ASW timing control (2) */
  82. CMD0(0x21), /* Invert for normally black display */
  83. CMD0(0x29), /* Display on */
  84. CMD_NULL,
  85. };
  86. static uint32_t lcd_qvga_transfer[] = {
  87. CMD1(0xd6, 0x02), /* Blanking period control (1) */
  88. CMD2(0xd7, 0x08, 0x04), /* Blanking period control (2) */
  89. CMD1(0xd8, 0x01), /* CKV timing control on/off */
  90. CMD2(0xd9, 0x00, 0x08), /* CKV 1,2 timing control */
  91. CMD2(0xde, 0x05, 0x0a), /* OEV timing control */
  92. CMD2(0xdf, 0x0a, 0x19), /* ASW timing control (1) */
  93. CMD1(0xe0, 0x0a), /* ASW timing control (2) */
  94. CMD0(0x21), /* Invert for normally black display */
  95. CMD0(0x29), /* Display on */
  96. CMD_NULL,
  97. };
  98. static uint32_t lcd_panel_config[] = {
  99. CMD2(0xb8, 0xff, 0xf9), /* Output control */
  100. CMD0(0x11), /* sleep out */
  101. CMD1(0xba, 0x01), /* Display mode (1) */
  102. CMD1(0xbb, 0x00), /* Display mode (2) */
  103. CMD1(0x3a, 0x60), /* Display mode 18-bit RGB */
  104. CMD1(0xbf, 0x10), /* Drive system change control */
  105. CMD1(0xb1, 0x56), /* Booster operation setup */
  106. CMD1(0xb2, 0x33), /* Booster mode setup */
  107. CMD1(0xb3, 0x11), /* Booster frequency setup */
  108. CMD1(0xb4, 0x02), /* Op amp/system clock */
  109. CMD1(0xb5, 0x35), /* VCS voltage */
  110. CMD1(0xb6, 0x40), /* VCOM voltage */
  111. CMD1(0xb7, 0x03), /* External display signal */
  112. CMD1(0xbd, 0x00), /* ASW slew rate */
  113. CMD1(0xbe, 0x00), /* Dummy data for QuadData operation */
  114. CMD1(0xc0, 0x11), /* Sleep out FR count (A) */
  115. CMD1(0xc1, 0x11), /* Sleep out FR count (B) */
  116. CMD1(0xc2, 0x11), /* Sleep out FR count (C) */
  117. CMD2(0xc3, 0x20, 0x40), /* Sleep out FR count (D) */
  118. CMD2(0xc4, 0x60, 0xc0), /* Sleep out FR count (E) */
  119. CMD2(0xc5, 0x10, 0x20), /* Sleep out FR count (F) */
  120. CMD1(0xc6, 0xc0), /* Sleep out FR count (G) */
  121. CMD2(0xc7, 0x33, 0x43), /* Gamma 1 fine tuning (1) */
  122. CMD1(0xc8, 0x44), /* Gamma 1 fine tuning (2) */
  123. CMD1(0xc9, 0x33), /* Gamma 1 inclination adjustment */
  124. CMD1(0xca, 0x00), /* Gamma 1 blue offset adjustment */
  125. CMD2(0xec, 0x01, 0xf0), /* Horizontal clock cycles */
  126. CMD_NULL,
  127. };
  128. static int tdo24m_writes(struct tdo24m *lcd, uint32_t *array)
  129. {
  130. struct spi_transfer *x = &lcd->xfer;
  131. uint32_t data, *p = array;
  132. int nparams, err = 0;
  133. for (; *p != CMD_NULL; p++) {
  134. nparams = (*p >> 30) & 0x3;
  135. data = *p << (7 - nparams);
  136. switch (nparams) {
  137. case 0:
  138. lcd->buf[0] = (data >> 8) & 0xff;
  139. lcd->buf[1] = data & 0xff;
  140. break;
  141. case 1:
  142. lcd->buf[0] = (data >> 16) & 0xff;
  143. lcd->buf[1] = (data >> 8) & 0xff;
  144. lcd->buf[2] = data & 0xff;
  145. break;
  146. case 2:
  147. lcd->buf[0] = (data >> 24) & 0xff;
  148. lcd->buf[1] = (data >> 16) & 0xff;
  149. lcd->buf[2] = (data >> 8) & 0xff;
  150. lcd->buf[3] = data & 0xff;
  151. break;
  152. default:
  153. continue;
  154. }
  155. x->len = nparams + 2;
  156. err = spi_sync(lcd->spi_dev, &lcd->msg);
  157. if (err)
  158. break;
  159. }
  160. return err;
  161. }
  162. static int tdo24m_adj_mode(struct tdo24m *lcd, int mode)
  163. {
  164. switch (mode) {
  165. case MODE_VGA:
  166. tdo24m_writes(lcd, lcd_vga_pass_through);
  167. tdo24m_writes(lcd, lcd_panel_config);
  168. tdo24m_writes(lcd, lcd_vga_transfer);
  169. break;
  170. case MODE_QVGA:
  171. tdo24m_writes(lcd, lcd_qvga_pass_through);
  172. tdo24m_writes(lcd, lcd_panel_config);
  173. tdo24m_writes(lcd, lcd_qvga_transfer);
  174. break;
  175. default:
  176. return -EINVAL;
  177. }
  178. lcd->mode = mode;
  179. return 0;
  180. }
  181. static int tdo24m_power_on(struct tdo24m *lcd)
  182. {
  183. int err;
  184. err = tdo24m_writes(lcd, lcd_panel_on);
  185. if (err)
  186. goto out;
  187. err = tdo24m_writes(lcd, lcd_panel_reset);
  188. if (err)
  189. goto out;
  190. err = tdo24m_adj_mode(lcd, lcd->mode);
  191. out:
  192. return err;
  193. }
  194. static int tdo24m_power_off(struct tdo24m *lcd)
  195. {
  196. return tdo24m_writes(lcd, lcd_panel_off);
  197. }
  198. static int tdo24m_power(struct tdo24m *lcd, int power)
  199. {
  200. int ret = 0;
  201. if (POWER_IS_ON(power) && !POWER_IS_ON(lcd->power))
  202. ret = tdo24m_power_on(lcd);
  203. else if (!POWER_IS_ON(power) && POWER_IS_ON(lcd->power))
  204. ret = tdo24m_power_off(lcd);
  205. if (!ret)
  206. lcd->power = power;
  207. return ret;
  208. }
  209. static int tdo24m_set_power(struct lcd_device *ld, int power)
  210. {
  211. struct tdo24m *lcd = lcd_get_data(ld);
  212. return tdo24m_power(lcd, power);
  213. }
  214. static int tdo24m_get_power(struct lcd_device *ld)
  215. {
  216. struct tdo24m *lcd = lcd_get_data(ld);
  217. return lcd->power;
  218. }
  219. static int tdo24m_set_mode(struct lcd_device *ld, struct fb_videomode *m)
  220. {
  221. struct tdo24m *lcd = lcd_get_data(ld);
  222. int mode = MODE_QVGA;
  223. if (m->xres == 640 || m->xres == 480)
  224. mode = MODE_VGA;
  225. if (lcd->mode == mode)
  226. return 0;
  227. return tdo24m_adj_mode(lcd, mode);
  228. }
  229. static struct lcd_ops tdo24m_ops = {
  230. .get_power = tdo24m_get_power,
  231. .set_power = tdo24m_set_power,
  232. .set_mode = tdo24m_set_mode,
  233. };
  234. static int __devinit tdo24m_probe(struct spi_device *spi)
  235. {
  236. struct tdo24m *lcd;
  237. struct spi_message *m;
  238. struct spi_transfer *x;
  239. int err;
  240. spi->bits_per_word = 8;
  241. spi->mode = SPI_MODE_3;
  242. err = spi_setup(spi);
  243. if (err)
  244. return err;
  245. lcd = kzalloc(sizeof(struct tdo24m), GFP_KERNEL);
  246. if (!lcd)
  247. return -ENOMEM;
  248. lcd->spi_dev = spi;
  249. lcd->power = FB_BLANK_POWERDOWN;
  250. lcd->mode = MODE_VGA; /* default to VGA */
  251. lcd->buf = kmalloc(TDO24M_SPI_BUFF_SIZE, sizeof(GFP_KERNEL));
  252. if (lcd->buf == NULL) {
  253. kfree(lcd);
  254. return -ENOMEM;
  255. }
  256. m = &lcd->msg;
  257. x = &lcd->xfer;
  258. spi_message_init(m);
  259. x->tx_buf = &lcd->buf[0];
  260. spi_message_add_tail(x, m);
  261. lcd->lcd_dev = lcd_device_register("tdo24m", &spi->dev,
  262. lcd, &tdo24m_ops);
  263. if (IS_ERR(lcd->lcd_dev)) {
  264. err = PTR_ERR(lcd->lcd_dev);
  265. goto out_free;
  266. }
  267. dev_set_drvdata(&spi->dev, lcd);
  268. err = tdo24m_power(lcd, FB_BLANK_UNBLANK);
  269. if (err)
  270. goto out_unregister;
  271. return 0;
  272. out_unregister:
  273. lcd_device_unregister(lcd->lcd_dev);
  274. out_free:
  275. kfree(lcd->buf);
  276. kfree(lcd);
  277. return err;
  278. }
  279. static int __devexit tdo24m_remove(struct spi_device *spi)
  280. {
  281. struct tdo24m *lcd = dev_get_drvdata(&spi->dev);
  282. tdo24m_power(lcd, FB_BLANK_POWERDOWN);
  283. lcd_device_unregister(lcd->lcd_dev);
  284. kfree(lcd->buf);
  285. kfree(lcd);
  286. return 0;
  287. }
  288. #ifdef CONFIG_PM
  289. static int tdo24m_suspend(struct spi_device *spi, pm_message_t state)
  290. {
  291. struct tdo24m *lcd = dev_get_drvdata(&spi->dev);
  292. return tdo24m_power(lcd, FB_BLANK_POWERDOWN);
  293. }
  294. static int tdo24m_resume(struct spi_device *spi)
  295. {
  296. struct tdo24m *lcd = dev_get_drvdata(&spi->dev);
  297. return tdo24m_power(lcd, FB_BLANK_UNBLANK);
  298. }
  299. #else
  300. #define tdo24m_suspend NULL
  301. #define tdo24m_resume NULL
  302. #endif
  303. /* Power down all displays on reboot, poweroff or halt */
  304. static void tdo24m_shutdown(struct spi_device *spi)
  305. {
  306. struct tdo24m *lcd = dev_get_drvdata(&spi->dev);
  307. tdo24m_power(lcd, FB_BLANK_POWERDOWN);
  308. }
  309. static struct spi_driver tdo24m_driver = {
  310. .driver = {
  311. .name = "tdo24m",
  312. .owner = THIS_MODULE,
  313. },
  314. .probe = tdo24m_probe,
  315. .remove = __devexit_p(tdo24m_remove),
  316. .shutdown = tdo24m_shutdown,
  317. .suspend = tdo24m_suspend,
  318. .resume = tdo24m_resume,
  319. };
  320. static int __init tdo24m_init(void)
  321. {
  322. return spi_register_driver(&tdo24m_driver);
  323. }
  324. module_init(tdo24m_init);
  325. static void __exit tdo24m_exit(void)
  326. {
  327. spi_unregister_driver(&tdo24m_driver);
  328. }
  329. module_exit(tdo24m_exit);
  330. MODULE_AUTHOR("Eric Miao <eric.miao@marvell.com>");
  331. MODULE_DESCRIPTION("Driver for Toppoly TDO24M LCD Panel");
  332. MODULE_LICENSE("GPL");