qeth_core_main.c 123 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512
  1. /*
  2. * drivers/s390/net/qeth_core_main.c
  3. *
  4. * Copyright IBM Corp. 2007
  5. * Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
  6. * Frank Pavlic <fpavlic@de.ibm.com>,
  7. * Thomas Spatzier <tspat@de.ibm.com>,
  8. * Frank Blaschka <frank.blaschka@de.ibm.com>
  9. */
  10. #include <linux/module.h>
  11. #include <linux/moduleparam.h>
  12. #include <linux/string.h>
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include <linux/ip.h>
  16. #include <linux/ipv6.h>
  17. #include <linux/tcp.h>
  18. #include <linux/mii.h>
  19. #include <linux/kthread.h>
  20. #include <asm/ebcdic.h>
  21. #include <asm/io.h>
  22. #include <asm/s390_rdev.h>
  23. #include "qeth_core.h"
  24. #include "qeth_core_offl.h"
  25. struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS] = {
  26. /* define dbf - Name, Pages, Areas, Maxlen, Level, View, Handle */
  27. /* N P A M L V H */
  28. [QETH_DBF_SETUP] = {"qeth_setup",
  29. 8, 1, 8, 5, &debug_hex_ascii_view, NULL},
  30. [QETH_DBF_QERR] = {"qeth_qerr",
  31. 2, 1, 8, 2, &debug_hex_ascii_view, NULL},
  32. [QETH_DBF_TRACE] = {"qeth_trace",
  33. 4, 1, 8, 3, &debug_hex_ascii_view, NULL},
  34. [QETH_DBF_MSG] = {"qeth_msg",
  35. 8, 1, 128, 3, &debug_sprintf_view, NULL},
  36. [QETH_DBF_SENSE] = {"qeth_sense",
  37. 2, 1, 64, 2, &debug_hex_ascii_view, NULL},
  38. [QETH_DBF_MISC] = {"qeth_misc",
  39. 2, 1, 256, 2, &debug_hex_ascii_view, NULL},
  40. [QETH_DBF_CTRL] = {"qeth_control",
  41. 8, 1, QETH_DBF_CTRL_LEN, 5, &debug_hex_ascii_view, NULL},
  42. };
  43. EXPORT_SYMBOL_GPL(qeth_dbf);
  44. struct qeth_card_list_struct qeth_core_card_list;
  45. EXPORT_SYMBOL_GPL(qeth_core_card_list);
  46. struct kmem_cache *qeth_core_header_cache;
  47. EXPORT_SYMBOL_GPL(qeth_core_header_cache);
  48. static struct device *qeth_core_root_dev;
  49. static unsigned int known_devices[][10] = QETH_MODELLIST_ARRAY;
  50. static struct lock_class_key qdio_out_skb_queue_key;
  51. static void qeth_send_control_data_cb(struct qeth_channel *,
  52. struct qeth_cmd_buffer *);
  53. static int qeth_issue_next_read(struct qeth_card *);
  54. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *);
  55. static void qeth_setup_ccw(struct qeth_channel *, unsigned char *, __u32);
  56. static void qeth_free_buffer_pool(struct qeth_card *);
  57. static int qeth_qdio_establish(struct qeth_card *);
  58. static inline void __qeth_fill_buffer_frag(struct sk_buff *skb,
  59. struct qdio_buffer *buffer, int is_tso,
  60. int *next_element_to_fill)
  61. {
  62. struct skb_frag_struct *frag;
  63. int fragno;
  64. unsigned long addr;
  65. int element, cnt, dlen;
  66. fragno = skb_shinfo(skb)->nr_frags;
  67. element = *next_element_to_fill;
  68. dlen = 0;
  69. if (is_tso)
  70. buffer->element[element].flags =
  71. SBAL_FLAGS_MIDDLE_FRAG;
  72. else
  73. buffer->element[element].flags =
  74. SBAL_FLAGS_FIRST_FRAG;
  75. dlen = skb->len - skb->data_len;
  76. if (dlen) {
  77. buffer->element[element].addr = skb->data;
  78. buffer->element[element].length = dlen;
  79. element++;
  80. }
  81. for (cnt = 0; cnt < fragno; cnt++) {
  82. frag = &skb_shinfo(skb)->frags[cnt];
  83. addr = (page_to_pfn(frag->page) << PAGE_SHIFT) +
  84. frag->page_offset;
  85. buffer->element[element].addr = (char *)addr;
  86. buffer->element[element].length = frag->size;
  87. if (cnt < (fragno - 1))
  88. buffer->element[element].flags =
  89. SBAL_FLAGS_MIDDLE_FRAG;
  90. else
  91. buffer->element[element].flags =
  92. SBAL_FLAGS_LAST_FRAG;
  93. element++;
  94. }
  95. *next_element_to_fill = element;
  96. }
  97. static inline const char *qeth_get_cardname(struct qeth_card *card)
  98. {
  99. if (card->info.guestlan) {
  100. switch (card->info.type) {
  101. case QETH_CARD_TYPE_OSAE:
  102. return " Guest LAN QDIO";
  103. case QETH_CARD_TYPE_IQD:
  104. return " Guest LAN Hiper";
  105. default:
  106. return " unknown";
  107. }
  108. } else {
  109. switch (card->info.type) {
  110. case QETH_CARD_TYPE_OSAE:
  111. return " OSD Express";
  112. case QETH_CARD_TYPE_IQD:
  113. return " HiperSockets";
  114. case QETH_CARD_TYPE_OSN:
  115. return " OSN QDIO";
  116. default:
  117. return " unknown";
  118. }
  119. }
  120. return " n/a";
  121. }
  122. /* max length to be returned: 14 */
  123. const char *qeth_get_cardname_short(struct qeth_card *card)
  124. {
  125. if (card->info.guestlan) {
  126. switch (card->info.type) {
  127. case QETH_CARD_TYPE_OSAE:
  128. return "GuestLAN QDIO";
  129. case QETH_CARD_TYPE_IQD:
  130. return "GuestLAN Hiper";
  131. default:
  132. return "unknown";
  133. }
  134. } else {
  135. switch (card->info.type) {
  136. case QETH_CARD_TYPE_OSAE:
  137. switch (card->info.link_type) {
  138. case QETH_LINK_TYPE_FAST_ETH:
  139. return "OSD_100";
  140. case QETH_LINK_TYPE_HSTR:
  141. return "HSTR";
  142. case QETH_LINK_TYPE_GBIT_ETH:
  143. return "OSD_1000";
  144. case QETH_LINK_TYPE_10GBIT_ETH:
  145. return "OSD_10GIG";
  146. case QETH_LINK_TYPE_LANE_ETH100:
  147. return "OSD_FE_LANE";
  148. case QETH_LINK_TYPE_LANE_TR:
  149. return "OSD_TR_LANE";
  150. case QETH_LINK_TYPE_LANE_ETH1000:
  151. return "OSD_GbE_LANE";
  152. case QETH_LINK_TYPE_LANE:
  153. return "OSD_ATM_LANE";
  154. default:
  155. return "OSD_Express";
  156. }
  157. case QETH_CARD_TYPE_IQD:
  158. return "HiperSockets";
  159. case QETH_CARD_TYPE_OSN:
  160. return "OSN";
  161. default:
  162. return "unknown";
  163. }
  164. }
  165. return "n/a";
  166. }
  167. void qeth_set_allowed_threads(struct qeth_card *card, unsigned long threads,
  168. int clear_start_mask)
  169. {
  170. unsigned long flags;
  171. spin_lock_irqsave(&card->thread_mask_lock, flags);
  172. card->thread_allowed_mask = threads;
  173. if (clear_start_mask)
  174. card->thread_start_mask &= threads;
  175. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  176. wake_up(&card->wait_q);
  177. }
  178. EXPORT_SYMBOL_GPL(qeth_set_allowed_threads);
  179. int qeth_threads_running(struct qeth_card *card, unsigned long threads)
  180. {
  181. unsigned long flags;
  182. int rc = 0;
  183. spin_lock_irqsave(&card->thread_mask_lock, flags);
  184. rc = (card->thread_running_mask & threads);
  185. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  186. return rc;
  187. }
  188. EXPORT_SYMBOL_GPL(qeth_threads_running);
  189. int qeth_wait_for_threads(struct qeth_card *card, unsigned long threads)
  190. {
  191. return wait_event_interruptible(card->wait_q,
  192. qeth_threads_running(card, threads) == 0);
  193. }
  194. EXPORT_SYMBOL_GPL(qeth_wait_for_threads);
  195. void qeth_clear_working_pool_list(struct qeth_card *card)
  196. {
  197. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  198. QETH_DBF_TEXT(TRACE, 5, "clwrklst");
  199. list_for_each_entry_safe(pool_entry, tmp,
  200. &card->qdio.in_buf_pool.entry_list, list){
  201. list_del(&pool_entry->list);
  202. }
  203. }
  204. EXPORT_SYMBOL_GPL(qeth_clear_working_pool_list);
  205. static int qeth_alloc_buffer_pool(struct qeth_card *card)
  206. {
  207. struct qeth_buffer_pool_entry *pool_entry;
  208. void *ptr;
  209. int i, j;
  210. QETH_DBF_TEXT(TRACE, 5, "alocpool");
  211. for (i = 0; i < card->qdio.init_pool.buf_count; ++i) {
  212. pool_entry = kmalloc(sizeof(*pool_entry), GFP_KERNEL);
  213. if (!pool_entry) {
  214. qeth_free_buffer_pool(card);
  215. return -ENOMEM;
  216. }
  217. for (j = 0; j < QETH_MAX_BUFFER_ELEMENTS(card); ++j) {
  218. ptr = (void *) __get_free_page(GFP_KERNEL);
  219. if (!ptr) {
  220. while (j > 0)
  221. free_page((unsigned long)
  222. pool_entry->elements[--j]);
  223. kfree(pool_entry);
  224. qeth_free_buffer_pool(card);
  225. return -ENOMEM;
  226. }
  227. pool_entry->elements[j] = ptr;
  228. }
  229. list_add(&pool_entry->init_list,
  230. &card->qdio.init_pool.entry_list);
  231. }
  232. return 0;
  233. }
  234. int qeth_realloc_buffer_pool(struct qeth_card *card, int bufcnt)
  235. {
  236. QETH_DBF_TEXT(TRACE, 2, "realcbp");
  237. if ((card->state != CARD_STATE_DOWN) &&
  238. (card->state != CARD_STATE_RECOVER))
  239. return -EPERM;
  240. /* TODO: steel/add buffers from/to a running card's buffer pool (?) */
  241. qeth_clear_working_pool_list(card);
  242. qeth_free_buffer_pool(card);
  243. card->qdio.in_buf_pool.buf_count = bufcnt;
  244. card->qdio.init_pool.buf_count = bufcnt;
  245. return qeth_alloc_buffer_pool(card);
  246. }
  247. int qeth_set_large_send(struct qeth_card *card,
  248. enum qeth_large_send_types type)
  249. {
  250. int rc = 0;
  251. if (card->dev == NULL) {
  252. card->options.large_send = type;
  253. return 0;
  254. }
  255. if (card->state == CARD_STATE_UP)
  256. netif_tx_disable(card->dev);
  257. card->options.large_send = type;
  258. switch (card->options.large_send) {
  259. case QETH_LARGE_SEND_EDDP:
  260. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  261. NETIF_F_HW_CSUM;
  262. break;
  263. case QETH_LARGE_SEND_TSO:
  264. if (qeth_is_supported(card, IPA_OUTBOUND_TSO)) {
  265. card->dev->features |= NETIF_F_TSO | NETIF_F_SG |
  266. NETIF_F_HW_CSUM;
  267. } else {
  268. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  269. NETIF_F_HW_CSUM);
  270. card->options.large_send = QETH_LARGE_SEND_NO;
  271. rc = -EOPNOTSUPP;
  272. }
  273. break;
  274. default: /* includes QETH_LARGE_SEND_NO */
  275. card->dev->features &= ~(NETIF_F_TSO | NETIF_F_SG |
  276. NETIF_F_HW_CSUM);
  277. break;
  278. }
  279. if (card->state == CARD_STATE_UP)
  280. netif_wake_queue(card->dev);
  281. return rc;
  282. }
  283. EXPORT_SYMBOL_GPL(qeth_set_large_send);
  284. static int qeth_issue_next_read(struct qeth_card *card)
  285. {
  286. int rc;
  287. struct qeth_cmd_buffer *iob;
  288. QETH_DBF_TEXT(TRACE, 5, "issnxrd");
  289. if (card->read.state != CH_STATE_UP)
  290. return -EIO;
  291. iob = qeth_get_buffer(&card->read);
  292. if (!iob) {
  293. PRINT_WARN("issue_next_read failed: no iob available!\n");
  294. return -ENOMEM;
  295. }
  296. qeth_setup_ccw(&card->read, iob->data, QETH_BUFSIZE);
  297. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  298. rc = ccw_device_start(card->read.ccwdev, &card->read.ccw,
  299. (addr_t) iob, 0, 0);
  300. if (rc) {
  301. PRINT_ERR("Error in starting next read ccw! rc=%i\n", rc);
  302. atomic_set(&card->read.irq_pending, 0);
  303. qeth_schedule_recovery(card);
  304. wake_up(&card->wait_q);
  305. }
  306. return rc;
  307. }
  308. static struct qeth_reply *qeth_alloc_reply(struct qeth_card *card)
  309. {
  310. struct qeth_reply *reply;
  311. reply = kzalloc(sizeof(struct qeth_reply), GFP_ATOMIC);
  312. if (reply) {
  313. atomic_set(&reply->refcnt, 1);
  314. atomic_set(&reply->received, 0);
  315. reply->card = card;
  316. };
  317. return reply;
  318. }
  319. static void qeth_get_reply(struct qeth_reply *reply)
  320. {
  321. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  322. atomic_inc(&reply->refcnt);
  323. }
  324. static void qeth_put_reply(struct qeth_reply *reply)
  325. {
  326. WARN_ON(atomic_read(&reply->refcnt) <= 0);
  327. if (atomic_dec_and_test(&reply->refcnt))
  328. kfree(reply);
  329. }
  330. static void qeth_issue_ipa_msg(struct qeth_ipa_cmd *cmd, int rc,
  331. struct qeth_card *card)
  332. {
  333. char *ipa_name;
  334. int com = cmd->hdr.command;
  335. ipa_name = qeth_get_ipa_cmd_name(com);
  336. if (rc)
  337. QETH_DBF_MESSAGE(2, "IPA: %s(x%X) for %s returned x%X \"%s\"\n",
  338. ipa_name, com, QETH_CARD_IFNAME(card),
  339. rc, qeth_get_ipa_msg(rc));
  340. else
  341. QETH_DBF_MESSAGE(5, "IPA: %s(x%X) for %s succeeded\n",
  342. ipa_name, com, QETH_CARD_IFNAME(card));
  343. }
  344. static struct qeth_ipa_cmd *qeth_check_ipa_data(struct qeth_card *card,
  345. struct qeth_cmd_buffer *iob)
  346. {
  347. struct qeth_ipa_cmd *cmd = NULL;
  348. QETH_DBF_TEXT(TRACE, 5, "chkipad");
  349. if (IS_IPA(iob->data)) {
  350. cmd = (struct qeth_ipa_cmd *) PDU_ENCAPSULATION(iob->data);
  351. if (IS_IPA_REPLY(cmd)) {
  352. if (cmd->hdr.command < IPA_CMD_SETCCID ||
  353. cmd->hdr.command > IPA_CMD_MODCCID)
  354. qeth_issue_ipa_msg(cmd,
  355. cmd->hdr.return_code, card);
  356. return cmd;
  357. } else {
  358. switch (cmd->hdr.command) {
  359. case IPA_CMD_STOPLAN:
  360. PRINT_WARN("Link failure on %s (CHPID 0x%X) - "
  361. "there is a network problem or "
  362. "someone pulled the cable or "
  363. "disabled the port.\n",
  364. QETH_CARD_IFNAME(card),
  365. card->info.chpid);
  366. card->lan_online = 0;
  367. if (card->dev && netif_carrier_ok(card->dev))
  368. netif_carrier_off(card->dev);
  369. return NULL;
  370. case IPA_CMD_STARTLAN:
  371. PRINT_INFO("Link reestablished on %s "
  372. "(CHPID 0x%X). Scheduling "
  373. "IP address reset.\n",
  374. QETH_CARD_IFNAME(card),
  375. card->info.chpid);
  376. netif_carrier_on(card->dev);
  377. card->lan_online = 1;
  378. qeth_schedule_recovery(card);
  379. return NULL;
  380. case IPA_CMD_MODCCID:
  381. return cmd;
  382. case IPA_CMD_REGISTER_LOCAL_ADDR:
  383. QETH_DBF_TEXT(TRACE, 3, "irla");
  384. break;
  385. case IPA_CMD_UNREGISTER_LOCAL_ADDR:
  386. QETH_DBF_TEXT(TRACE, 3, "urla");
  387. break;
  388. default:
  389. QETH_DBF_MESSAGE(2, "Received data is IPA "
  390. "but not a reply!\n");
  391. break;
  392. }
  393. }
  394. }
  395. return cmd;
  396. }
  397. void qeth_clear_ipacmd_list(struct qeth_card *card)
  398. {
  399. struct qeth_reply *reply, *r;
  400. unsigned long flags;
  401. QETH_DBF_TEXT(TRACE, 4, "clipalst");
  402. spin_lock_irqsave(&card->lock, flags);
  403. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  404. qeth_get_reply(reply);
  405. reply->rc = -EIO;
  406. atomic_inc(&reply->received);
  407. list_del_init(&reply->list);
  408. wake_up(&reply->wait_q);
  409. qeth_put_reply(reply);
  410. }
  411. spin_unlock_irqrestore(&card->lock, flags);
  412. }
  413. EXPORT_SYMBOL_GPL(qeth_clear_ipacmd_list);
  414. static int qeth_check_idx_response(unsigned char *buffer)
  415. {
  416. if (!buffer)
  417. return 0;
  418. QETH_DBF_HEX(CTRL, 2, buffer, QETH_DBF_CTRL_LEN);
  419. if ((buffer[2] & 0xc0) == 0xc0) {
  420. PRINT_WARN("received an IDX TERMINATE "
  421. "with cause code 0x%02x%s\n",
  422. buffer[4],
  423. ((buffer[4] == 0x22) ?
  424. " -- try another portname" : ""));
  425. QETH_DBF_TEXT(TRACE, 2, "ckidxres");
  426. QETH_DBF_TEXT(TRACE, 2, " idxterm");
  427. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  428. return -EIO;
  429. }
  430. return 0;
  431. }
  432. static void qeth_setup_ccw(struct qeth_channel *channel, unsigned char *iob,
  433. __u32 len)
  434. {
  435. struct qeth_card *card;
  436. QETH_DBF_TEXT(TRACE, 4, "setupccw");
  437. card = CARD_FROM_CDEV(channel->ccwdev);
  438. if (channel == &card->read)
  439. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  440. else
  441. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  442. channel->ccw.count = len;
  443. channel->ccw.cda = (__u32) __pa(iob);
  444. }
  445. static struct qeth_cmd_buffer *__qeth_get_buffer(struct qeth_channel *channel)
  446. {
  447. __u8 index;
  448. QETH_DBF_TEXT(TRACE, 6, "getbuff");
  449. index = channel->io_buf_no;
  450. do {
  451. if (channel->iob[index].state == BUF_STATE_FREE) {
  452. channel->iob[index].state = BUF_STATE_LOCKED;
  453. channel->io_buf_no = (channel->io_buf_no + 1) %
  454. QETH_CMD_BUFFER_NO;
  455. memset(channel->iob[index].data, 0, QETH_BUFSIZE);
  456. return channel->iob + index;
  457. }
  458. index = (index + 1) % QETH_CMD_BUFFER_NO;
  459. } while (index != channel->io_buf_no);
  460. return NULL;
  461. }
  462. void qeth_release_buffer(struct qeth_channel *channel,
  463. struct qeth_cmd_buffer *iob)
  464. {
  465. unsigned long flags;
  466. QETH_DBF_TEXT(TRACE, 6, "relbuff");
  467. spin_lock_irqsave(&channel->iob_lock, flags);
  468. memset(iob->data, 0, QETH_BUFSIZE);
  469. iob->state = BUF_STATE_FREE;
  470. iob->callback = qeth_send_control_data_cb;
  471. iob->rc = 0;
  472. spin_unlock_irqrestore(&channel->iob_lock, flags);
  473. }
  474. EXPORT_SYMBOL_GPL(qeth_release_buffer);
  475. static struct qeth_cmd_buffer *qeth_get_buffer(struct qeth_channel *channel)
  476. {
  477. struct qeth_cmd_buffer *buffer = NULL;
  478. unsigned long flags;
  479. spin_lock_irqsave(&channel->iob_lock, flags);
  480. buffer = __qeth_get_buffer(channel);
  481. spin_unlock_irqrestore(&channel->iob_lock, flags);
  482. return buffer;
  483. }
  484. struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *channel)
  485. {
  486. struct qeth_cmd_buffer *buffer;
  487. wait_event(channel->wait_q,
  488. ((buffer = qeth_get_buffer(channel)) != NULL));
  489. return buffer;
  490. }
  491. EXPORT_SYMBOL_GPL(qeth_wait_for_buffer);
  492. void qeth_clear_cmd_buffers(struct qeth_channel *channel)
  493. {
  494. int cnt;
  495. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  496. qeth_release_buffer(channel, &channel->iob[cnt]);
  497. channel->buf_no = 0;
  498. channel->io_buf_no = 0;
  499. }
  500. EXPORT_SYMBOL_GPL(qeth_clear_cmd_buffers);
  501. static void qeth_send_control_data_cb(struct qeth_channel *channel,
  502. struct qeth_cmd_buffer *iob)
  503. {
  504. struct qeth_card *card;
  505. struct qeth_reply *reply, *r;
  506. struct qeth_ipa_cmd *cmd;
  507. unsigned long flags;
  508. int keep_reply;
  509. QETH_DBF_TEXT(TRACE, 4, "sndctlcb");
  510. card = CARD_FROM_CDEV(channel->ccwdev);
  511. if (qeth_check_idx_response(iob->data)) {
  512. qeth_clear_ipacmd_list(card);
  513. qeth_schedule_recovery(card);
  514. goto out;
  515. }
  516. cmd = qeth_check_ipa_data(card, iob);
  517. if ((cmd == NULL) && (card->state != CARD_STATE_DOWN))
  518. goto out;
  519. /*in case of OSN : check if cmd is set */
  520. if (card->info.type == QETH_CARD_TYPE_OSN &&
  521. cmd &&
  522. cmd->hdr.command != IPA_CMD_STARTLAN &&
  523. card->osn_info.assist_cb != NULL) {
  524. card->osn_info.assist_cb(card->dev, cmd);
  525. goto out;
  526. }
  527. spin_lock_irqsave(&card->lock, flags);
  528. list_for_each_entry_safe(reply, r, &card->cmd_waiter_list, list) {
  529. if ((reply->seqno == QETH_IDX_COMMAND_SEQNO) ||
  530. ((cmd) && (reply->seqno == cmd->hdr.seqno))) {
  531. qeth_get_reply(reply);
  532. list_del_init(&reply->list);
  533. spin_unlock_irqrestore(&card->lock, flags);
  534. keep_reply = 0;
  535. if (reply->callback != NULL) {
  536. if (cmd) {
  537. reply->offset = (__u16)((char *)cmd -
  538. (char *)iob->data);
  539. keep_reply = reply->callback(card,
  540. reply,
  541. (unsigned long)cmd);
  542. } else
  543. keep_reply = reply->callback(card,
  544. reply,
  545. (unsigned long)iob);
  546. }
  547. if (cmd)
  548. reply->rc = (u16) cmd->hdr.return_code;
  549. else if (iob->rc)
  550. reply->rc = iob->rc;
  551. if (keep_reply) {
  552. spin_lock_irqsave(&card->lock, flags);
  553. list_add_tail(&reply->list,
  554. &card->cmd_waiter_list);
  555. spin_unlock_irqrestore(&card->lock, flags);
  556. } else {
  557. atomic_inc(&reply->received);
  558. wake_up(&reply->wait_q);
  559. }
  560. qeth_put_reply(reply);
  561. goto out;
  562. }
  563. }
  564. spin_unlock_irqrestore(&card->lock, flags);
  565. out:
  566. memcpy(&card->seqno.pdu_hdr_ack,
  567. QETH_PDU_HEADER_SEQ_NO(iob->data),
  568. QETH_SEQ_NO_LENGTH);
  569. qeth_release_buffer(channel, iob);
  570. }
  571. static int qeth_setup_channel(struct qeth_channel *channel)
  572. {
  573. int cnt;
  574. QETH_DBF_TEXT(SETUP, 2, "setupch");
  575. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++) {
  576. channel->iob[cnt].data = (char *)
  577. kmalloc(QETH_BUFSIZE, GFP_DMA|GFP_KERNEL);
  578. if (channel->iob[cnt].data == NULL)
  579. break;
  580. channel->iob[cnt].state = BUF_STATE_FREE;
  581. channel->iob[cnt].channel = channel;
  582. channel->iob[cnt].callback = qeth_send_control_data_cb;
  583. channel->iob[cnt].rc = 0;
  584. }
  585. if (cnt < QETH_CMD_BUFFER_NO) {
  586. while (cnt-- > 0)
  587. kfree(channel->iob[cnt].data);
  588. return -ENOMEM;
  589. }
  590. channel->buf_no = 0;
  591. channel->io_buf_no = 0;
  592. atomic_set(&channel->irq_pending, 0);
  593. spin_lock_init(&channel->iob_lock);
  594. init_waitqueue_head(&channel->wait_q);
  595. return 0;
  596. }
  597. static int qeth_set_thread_start_bit(struct qeth_card *card,
  598. unsigned long thread)
  599. {
  600. unsigned long flags;
  601. spin_lock_irqsave(&card->thread_mask_lock, flags);
  602. if (!(card->thread_allowed_mask & thread) ||
  603. (card->thread_start_mask & thread)) {
  604. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  605. return -EPERM;
  606. }
  607. card->thread_start_mask |= thread;
  608. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  609. return 0;
  610. }
  611. void qeth_clear_thread_start_bit(struct qeth_card *card, unsigned long thread)
  612. {
  613. unsigned long flags;
  614. spin_lock_irqsave(&card->thread_mask_lock, flags);
  615. card->thread_start_mask &= ~thread;
  616. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  617. wake_up(&card->wait_q);
  618. }
  619. EXPORT_SYMBOL_GPL(qeth_clear_thread_start_bit);
  620. void qeth_clear_thread_running_bit(struct qeth_card *card, unsigned long thread)
  621. {
  622. unsigned long flags;
  623. spin_lock_irqsave(&card->thread_mask_lock, flags);
  624. card->thread_running_mask &= ~thread;
  625. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  626. wake_up(&card->wait_q);
  627. }
  628. EXPORT_SYMBOL_GPL(qeth_clear_thread_running_bit);
  629. static int __qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  630. {
  631. unsigned long flags;
  632. int rc = 0;
  633. spin_lock_irqsave(&card->thread_mask_lock, flags);
  634. if (card->thread_start_mask & thread) {
  635. if ((card->thread_allowed_mask & thread) &&
  636. !(card->thread_running_mask & thread)) {
  637. rc = 1;
  638. card->thread_start_mask &= ~thread;
  639. card->thread_running_mask |= thread;
  640. } else
  641. rc = -EPERM;
  642. }
  643. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  644. return rc;
  645. }
  646. int qeth_do_run_thread(struct qeth_card *card, unsigned long thread)
  647. {
  648. int rc = 0;
  649. wait_event(card->wait_q,
  650. (rc = __qeth_do_run_thread(card, thread)) >= 0);
  651. return rc;
  652. }
  653. EXPORT_SYMBOL_GPL(qeth_do_run_thread);
  654. void qeth_schedule_recovery(struct qeth_card *card)
  655. {
  656. QETH_DBF_TEXT(TRACE, 2, "startrec");
  657. if (qeth_set_thread_start_bit(card, QETH_RECOVER_THREAD) == 0)
  658. schedule_work(&card->kernel_thread_starter);
  659. }
  660. EXPORT_SYMBOL_GPL(qeth_schedule_recovery);
  661. static int qeth_get_problem(struct ccw_device *cdev, struct irb *irb)
  662. {
  663. int dstat, cstat;
  664. char *sense;
  665. sense = (char *) irb->ecw;
  666. cstat = irb->scsw.cmd.cstat;
  667. dstat = irb->scsw.cmd.dstat;
  668. if (cstat & (SCHN_STAT_CHN_CTRL_CHK | SCHN_STAT_INTF_CTRL_CHK |
  669. SCHN_STAT_CHN_DATA_CHK | SCHN_STAT_CHAIN_CHECK |
  670. SCHN_STAT_PROT_CHECK | SCHN_STAT_PROG_CHECK)) {
  671. QETH_DBF_TEXT(TRACE, 2, "CGENCHK");
  672. PRINT_WARN("check on device %s, dstat=x%x, cstat=x%x ",
  673. dev_name(&cdev->dev), dstat, cstat);
  674. print_hex_dump(KERN_WARNING, "qeth: irb ", DUMP_PREFIX_OFFSET,
  675. 16, 1, irb, 64, 1);
  676. return 1;
  677. }
  678. if (dstat & DEV_STAT_UNIT_CHECK) {
  679. if (sense[SENSE_RESETTING_EVENT_BYTE] &
  680. SENSE_RESETTING_EVENT_FLAG) {
  681. QETH_DBF_TEXT(TRACE, 2, "REVIND");
  682. return 1;
  683. }
  684. if (sense[SENSE_COMMAND_REJECT_BYTE] &
  685. SENSE_COMMAND_REJECT_FLAG) {
  686. QETH_DBF_TEXT(TRACE, 2, "CMDREJi");
  687. return 1;
  688. }
  689. if ((sense[2] == 0xaf) && (sense[3] == 0xfe)) {
  690. QETH_DBF_TEXT(TRACE, 2, "AFFE");
  691. return 1;
  692. }
  693. if ((!sense[0]) && (!sense[1]) && (!sense[2]) && (!sense[3])) {
  694. QETH_DBF_TEXT(TRACE, 2, "ZEROSEN");
  695. return 0;
  696. }
  697. QETH_DBF_TEXT(TRACE, 2, "DGENCHK");
  698. return 1;
  699. }
  700. return 0;
  701. }
  702. static long __qeth_check_irb_error(struct ccw_device *cdev,
  703. unsigned long intparm, struct irb *irb)
  704. {
  705. if (!IS_ERR(irb))
  706. return 0;
  707. switch (PTR_ERR(irb)) {
  708. case -EIO:
  709. PRINT_WARN("i/o-error on device %s\n", dev_name(&cdev->dev));
  710. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  711. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -EIO);
  712. break;
  713. case -ETIMEDOUT:
  714. PRINT_WARN("timeout on device %s\n", dev_name(&cdev->dev));
  715. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  716. QETH_DBF_TEXT_(TRACE, 2, " rc%d", -ETIMEDOUT);
  717. if (intparm == QETH_RCD_PARM) {
  718. struct qeth_card *card = CARD_FROM_CDEV(cdev);
  719. if (card && (card->data.ccwdev == cdev)) {
  720. card->data.state = CH_STATE_DOWN;
  721. wake_up(&card->wait_q);
  722. }
  723. }
  724. break;
  725. default:
  726. PRINT_WARN("unknown error %ld on device %s\n", PTR_ERR(irb),
  727. dev_name(&cdev->dev));
  728. QETH_DBF_TEXT(TRACE, 2, "ckirberr");
  729. QETH_DBF_TEXT(TRACE, 2, " rc???");
  730. }
  731. return PTR_ERR(irb);
  732. }
  733. static void qeth_irq(struct ccw_device *cdev, unsigned long intparm,
  734. struct irb *irb)
  735. {
  736. int rc;
  737. int cstat, dstat;
  738. struct qeth_cmd_buffer *buffer;
  739. struct qeth_channel *channel;
  740. struct qeth_card *card;
  741. struct qeth_cmd_buffer *iob;
  742. __u8 index;
  743. QETH_DBF_TEXT(TRACE, 5, "irq");
  744. if (__qeth_check_irb_error(cdev, intparm, irb))
  745. return;
  746. cstat = irb->scsw.cmd.cstat;
  747. dstat = irb->scsw.cmd.dstat;
  748. card = CARD_FROM_CDEV(cdev);
  749. if (!card)
  750. return;
  751. if (card->read.ccwdev == cdev) {
  752. channel = &card->read;
  753. QETH_DBF_TEXT(TRACE, 5, "read");
  754. } else if (card->write.ccwdev == cdev) {
  755. channel = &card->write;
  756. QETH_DBF_TEXT(TRACE, 5, "write");
  757. } else {
  758. channel = &card->data;
  759. QETH_DBF_TEXT(TRACE, 5, "data");
  760. }
  761. atomic_set(&channel->irq_pending, 0);
  762. if (irb->scsw.cmd.fctl & (SCSW_FCTL_CLEAR_FUNC))
  763. channel->state = CH_STATE_STOPPED;
  764. if (irb->scsw.cmd.fctl & (SCSW_FCTL_HALT_FUNC))
  765. channel->state = CH_STATE_HALTED;
  766. /*let's wake up immediately on data channel*/
  767. if ((channel == &card->data) && (intparm != 0) &&
  768. (intparm != QETH_RCD_PARM))
  769. goto out;
  770. if (intparm == QETH_CLEAR_CHANNEL_PARM) {
  771. QETH_DBF_TEXT(TRACE, 6, "clrchpar");
  772. /* we don't have to handle this further */
  773. intparm = 0;
  774. }
  775. if (intparm == QETH_HALT_CHANNEL_PARM) {
  776. QETH_DBF_TEXT(TRACE, 6, "hltchpar");
  777. /* we don't have to handle this further */
  778. intparm = 0;
  779. }
  780. if ((dstat & DEV_STAT_UNIT_EXCEP) ||
  781. (dstat & DEV_STAT_UNIT_CHECK) ||
  782. (cstat)) {
  783. if (irb->esw.esw0.erw.cons) {
  784. /* TODO: we should make this s390dbf */
  785. PRINT_WARN("sense data available on channel %s.\n",
  786. CHANNEL_ID(channel));
  787. PRINT_WARN(" cstat 0x%X\n dstat 0x%X\n", cstat, dstat);
  788. print_hex_dump(KERN_WARNING, "qeth: irb ",
  789. DUMP_PREFIX_OFFSET, 16, 1, irb, 32, 1);
  790. print_hex_dump(KERN_WARNING, "qeth: sense data ",
  791. DUMP_PREFIX_OFFSET, 16, 1, irb->ecw, 32, 1);
  792. }
  793. if (intparm == QETH_RCD_PARM) {
  794. channel->state = CH_STATE_DOWN;
  795. goto out;
  796. }
  797. rc = qeth_get_problem(cdev, irb);
  798. if (rc) {
  799. qeth_clear_ipacmd_list(card);
  800. qeth_schedule_recovery(card);
  801. goto out;
  802. }
  803. }
  804. if (intparm == QETH_RCD_PARM) {
  805. channel->state = CH_STATE_RCD_DONE;
  806. goto out;
  807. }
  808. if (intparm) {
  809. buffer = (struct qeth_cmd_buffer *) __va((addr_t)intparm);
  810. buffer->state = BUF_STATE_PROCESSED;
  811. }
  812. if (channel == &card->data)
  813. return;
  814. if (channel == &card->read &&
  815. channel->state == CH_STATE_UP)
  816. qeth_issue_next_read(card);
  817. iob = channel->iob;
  818. index = channel->buf_no;
  819. while (iob[index].state == BUF_STATE_PROCESSED) {
  820. if (iob[index].callback != NULL)
  821. iob[index].callback(channel, iob + index);
  822. index = (index + 1) % QETH_CMD_BUFFER_NO;
  823. }
  824. channel->buf_no = index;
  825. out:
  826. wake_up(&card->wait_q);
  827. return;
  828. }
  829. static void qeth_clear_output_buffer(struct qeth_qdio_out_q *queue,
  830. struct qeth_qdio_out_buffer *buf)
  831. {
  832. int i;
  833. struct sk_buff *skb;
  834. /* is PCI flag set on buffer? */
  835. if (buf->buffer->element[0].flags & 0x40)
  836. atomic_dec(&queue->set_pci_flags_count);
  837. skb = skb_dequeue(&buf->skb_list);
  838. while (skb) {
  839. atomic_dec(&skb->users);
  840. dev_kfree_skb_any(skb);
  841. skb = skb_dequeue(&buf->skb_list);
  842. }
  843. qeth_eddp_buf_release_contexts(buf);
  844. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(queue->card); ++i) {
  845. if (buf->buffer->element[i].addr && buf->is_header[i])
  846. kmem_cache_free(qeth_core_header_cache,
  847. buf->buffer->element[i].addr);
  848. buf->is_header[i] = 0;
  849. buf->buffer->element[i].length = 0;
  850. buf->buffer->element[i].addr = NULL;
  851. buf->buffer->element[i].flags = 0;
  852. }
  853. buf->next_element_to_fill = 0;
  854. atomic_set(&buf->state, QETH_QDIO_BUF_EMPTY);
  855. }
  856. void qeth_clear_qdio_buffers(struct qeth_card *card)
  857. {
  858. int i, j;
  859. QETH_DBF_TEXT(TRACE, 2, "clearqdbf");
  860. /* clear outbound buffers to free skbs */
  861. for (i = 0; i < card->qdio.no_out_queues; ++i)
  862. if (card->qdio.out_qs[i]) {
  863. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  864. qeth_clear_output_buffer(card->qdio.out_qs[i],
  865. &card->qdio.out_qs[i]->bufs[j]);
  866. }
  867. }
  868. EXPORT_SYMBOL_GPL(qeth_clear_qdio_buffers);
  869. static void qeth_free_buffer_pool(struct qeth_card *card)
  870. {
  871. struct qeth_buffer_pool_entry *pool_entry, *tmp;
  872. int i = 0;
  873. QETH_DBF_TEXT(TRACE, 5, "freepool");
  874. list_for_each_entry_safe(pool_entry, tmp,
  875. &card->qdio.init_pool.entry_list, init_list){
  876. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i)
  877. free_page((unsigned long)pool_entry->elements[i]);
  878. list_del(&pool_entry->init_list);
  879. kfree(pool_entry);
  880. }
  881. }
  882. static void qeth_free_qdio_buffers(struct qeth_card *card)
  883. {
  884. int i, j;
  885. QETH_DBF_TEXT(TRACE, 2, "freeqdbf");
  886. if (atomic_xchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED) ==
  887. QETH_QDIO_UNINITIALIZED)
  888. return;
  889. kfree(card->qdio.in_q);
  890. card->qdio.in_q = NULL;
  891. /* inbound buffer pool */
  892. qeth_free_buffer_pool(card);
  893. /* free outbound qdio_qs */
  894. if (card->qdio.out_qs) {
  895. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  896. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j)
  897. qeth_clear_output_buffer(card->qdio.out_qs[i],
  898. &card->qdio.out_qs[i]->bufs[j]);
  899. kfree(card->qdio.out_qs[i]);
  900. }
  901. kfree(card->qdio.out_qs);
  902. card->qdio.out_qs = NULL;
  903. }
  904. }
  905. static void qeth_clean_channel(struct qeth_channel *channel)
  906. {
  907. int cnt;
  908. QETH_DBF_TEXT(SETUP, 2, "freech");
  909. for (cnt = 0; cnt < QETH_CMD_BUFFER_NO; cnt++)
  910. kfree(channel->iob[cnt].data);
  911. }
  912. static int qeth_is_1920_device(struct qeth_card *card)
  913. {
  914. int single_queue = 0;
  915. struct ccw_device *ccwdev;
  916. struct channelPath_dsc {
  917. u8 flags;
  918. u8 lsn;
  919. u8 desc;
  920. u8 chpid;
  921. u8 swla;
  922. u8 zeroes;
  923. u8 chla;
  924. u8 chpp;
  925. } *chp_dsc;
  926. QETH_DBF_TEXT(SETUP, 2, "chk_1920");
  927. ccwdev = card->data.ccwdev;
  928. chp_dsc = (struct channelPath_dsc *)ccw_device_get_chp_desc(ccwdev, 0);
  929. if (chp_dsc != NULL) {
  930. /* CHPP field bit 6 == 1 -> single queue */
  931. single_queue = ((chp_dsc->chpp & 0x02) == 0x02);
  932. kfree(chp_dsc);
  933. }
  934. QETH_DBF_TEXT_(SETUP, 2, "rc:%x", single_queue);
  935. return single_queue;
  936. }
  937. static void qeth_init_qdio_info(struct qeth_card *card)
  938. {
  939. QETH_DBF_TEXT(SETUP, 4, "intqdinf");
  940. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  941. /* inbound */
  942. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  943. card->qdio.init_pool.buf_count = QETH_IN_BUF_COUNT_DEFAULT;
  944. card->qdio.in_buf_pool.buf_count = card->qdio.init_pool.buf_count;
  945. INIT_LIST_HEAD(&card->qdio.in_buf_pool.entry_list);
  946. INIT_LIST_HEAD(&card->qdio.init_pool.entry_list);
  947. }
  948. static void qeth_set_intial_options(struct qeth_card *card)
  949. {
  950. card->options.route4.type = NO_ROUTER;
  951. card->options.route6.type = NO_ROUTER;
  952. card->options.checksum_type = QETH_CHECKSUM_DEFAULT;
  953. card->options.broadcast_mode = QETH_TR_BROADCAST_ALLRINGS;
  954. card->options.macaddr_mode = QETH_TR_MACADDR_NONCANONICAL;
  955. card->options.fake_broadcast = 0;
  956. card->options.add_hhlen = DEFAULT_ADD_HHLEN;
  957. card->options.fake_ll = 0;
  958. card->options.performance_stats = 0;
  959. card->options.rx_sg_cb = QETH_RX_SG_CB;
  960. }
  961. static int qeth_do_start_thread(struct qeth_card *card, unsigned long thread)
  962. {
  963. unsigned long flags;
  964. int rc = 0;
  965. spin_lock_irqsave(&card->thread_mask_lock, flags);
  966. QETH_DBF_TEXT_(TRACE, 4, " %02x%02x%02x",
  967. (u8) card->thread_start_mask,
  968. (u8) card->thread_allowed_mask,
  969. (u8) card->thread_running_mask);
  970. rc = (card->thread_start_mask & thread);
  971. spin_unlock_irqrestore(&card->thread_mask_lock, flags);
  972. return rc;
  973. }
  974. static void qeth_start_kernel_thread(struct work_struct *work)
  975. {
  976. struct qeth_card *card = container_of(work, struct qeth_card,
  977. kernel_thread_starter);
  978. QETH_DBF_TEXT(TRACE , 2, "strthrd");
  979. if (card->read.state != CH_STATE_UP &&
  980. card->write.state != CH_STATE_UP)
  981. return;
  982. if (qeth_do_start_thread(card, QETH_RECOVER_THREAD))
  983. kthread_run(card->discipline.recover, (void *) card,
  984. "qeth_recover");
  985. }
  986. static int qeth_setup_card(struct qeth_card *card)
  987. {
  988. QETH_DBF_TEXT(SETUP, 2, "setupcrd");
  989. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  990. card->read.state = CH_STATE_DOWN;
  991. card->write.state = CH_STATE_DOWN;
  992. card->data.state = CH_STATE_DOWN;
  993. card->state = CARD_STATE_DOWN;
  994. card->lan_online = 0;
  995. card->use_hard_stop = 0;
  996. card->dev = NULL;
  997. spin_lock_init(&card->vlanlock);
  998. spin_lock_init(&card->mclock);
  999. card->vlangrp = NULL;
  1000. spin_lock_init(&card->lock);
  1001. spin_lock_init(&card->ip_lock);
  1002. spin_lock_init(&card->thread_mask_lock);
  1003. card->thread_start_mask = 0;
  1004. card->thread_allowed_mask = 0;
  1005. card->thread_running_mask = 0;
  1006. INIT_WORK(&card->kernel_thread_starter, qeth_start_kernel_thread);
  1007. INIT_LIST_HEAD(&card->ip_list);
  1008. card->ip_tbd_list = kmalloc(sizeof(struct list_head), GFP_KERNEL);
  1009. if (!card->ip_tbd_list) {
  1010. QETH_DBF_TEXT(SETUP, 0, "iptbdnom");
  1011. return -ENOMEM;
  1012. }
  1013. INIT_LIST_HEAD(card->ip_tbd_list);
  1014. INIT_LIST_HEAD(&card->cmd_waiter_list);
  1015. init_waitqueue_head(&card->wait_q);
  1016. /* intial options */
  1017. qeth_set_intial_options(card);
  1018. /* IP address takeover */
  1019. INIT_LIST_HEAD(&card->ipato.entries);
  1020. card->ipato.enabled = 0;
  1021. card->ipato.invert4 = 0;
  1022. card->ipato.invert6 = 0;
  1023. /* init QDIO stuff */
  1024. qeth_init_qdio_info(card);
  1025. return 0;
  1026. }
  1027. static struct qeth_card *qeth_alloc_card(void)
  1028. {
  1029. struct qeth_card *card;
  1030. QETH_DBF_TEXT(SETUP, 2, "alloccrd");
  1031. card = kzalloc(sizeof(struct qeth_card), GFP_DMA|GFP_KERNEL);
  1032. if (!card)
  1033. return NULL;
  1034. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  1035. if (qeth_setup_channel(&card->read)) {
  1036. kfree(card);
  1037. return NULL;
  1038. }
  1039. if (qeth_setup_channel(&card->write)) {
  1040. qeth_clean_channel(&card->read);
  1041. kfree(card);
  1042. return NULL;
  1043. }
  1044. card->options.layer2 = -1;
  1045. return card;
  1046. }
  1047. static int qeth_determine_card_type(struct qeth_card *card)
  1048. {
  1049. int i = 0;
  1050. QETH_DBF_TEXT(SETUP, 2, "detcdtyp");
  1051. card->qdio.do_prio_queueing = QETH_PRIOQ_DEFAULT;
  1052. card->qdio.default_out_queue = QETH_DEFAULT_QUEUE;
  1053. while (known_devices[i][4]) {
  1054. if ((CARD_RDEV(card)->id.dev_type == known_devices[i][2]) &&
  1055. (CARD_RDEV(card)->id.dev_model == known_devices[i][3])) {
  1056. card->info.type = known_devices[i][4];
  1057. card->qdio.no_out_queues = known_devices[i][8];
  1058. card->info.is_multicast_different = known_devices[i][9];
  1059. if (qeth_is_1920_device(card)) {
  1060. PRINT_INFO("Priority Queueing not able "
  1061. "due to hardware limitations!\n");
  1062. card->qdio.no_out_queues = 1;
  1063. card->qdio.default_out_queue = 0;
  1064. }
  1065. return 0;
  1066. }
  1067. i++;
  1068. }
  1069. card->info.type = QETH_CARD_TYPE_UNKNOWN;
  1070. PRINT_ERR("unknown card type on device %s\n", CARD_BUS_ID(card));
  1071. return -ENOENT;
  1072. }
  1073. static int qeth_clear_channel(struct qeth_channel *channel)
  1074. {
  1075. unsigned long flags;
  1076. struct qeth_card *card;
  1077. int rc;
  1078. QETH_DBF_TEXT(TRACE, 3, "clearch");
  1079. card = CARD_FROM_CDEV(channel->ccwdev);
  1080. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1081. rc = ccw_device_clear(channel->ccwdev, QETH_CLEAR_CHANNEL_PARM);
  1082. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1083. if (rc)
  1084. return rc;
  1085. rc = wait_event_interruptible_timeout(card->wait_q,
  1086. channel->state == CH_STATE_STOPPED, QETH_TIMEOUT);
  1087. if (rc == -ERESTARTSYS)
  1088. return rc;
  1089. if (channel->state != CH_STATE_STOPPED)
  1090. return -ETIME;
  1091. channel->state = CH_STATE_DOWN;
  1092. return 0;
  1093. }
  1094. static int qeth_halt_channel(struct qeth_channel *channel)
  1095. {
  1096. unsigned long flags;
  1097. struct qeth_card *card;
  1098. int rc;
  1099. QETH_DBF_TEXT(TRACE, 3, "haltch");
  1100. card = CARD_FROM_CDEV(channel->ccwdev);
  1101. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1102. rc = ccw_device_halt(channel->ccwdev, QETH_HALT_CHANNEL_PARM);
  1103. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1104. if (rc)
  1105. return rc;
  1106. rc = wait_event_interruptible_timeout(card->wait_q,
  1107. channel->state == CH_STATE_HALTED, QETH_TIMEOUT);
  1108. if (rc == -ERESTARTSYS)
  1109. return rc;
  1110. if (channel->state != CH_STATE_HALTED)
  1111. return -ETIME;
  1112. return 0;
  1113. }
  1114. static int qeth_halt_channels(struct qeth_card *card)
  1115. {
  1116. int rc1 = 0, rc2 = 0, rc3 = 0;
  1117. QETH_DBF_TEXT(TRACE, 3, "haltchs");
  1118. rc1 = qeth_halt_channel(&card->read);
  1119. rc2 = qeth_halt_channel(&card->write);
  1120. rc3 = qeth_halt_channel(&card->data);
  1121. if (rc1)
  1122. return rc1;
  1123. if (rc2)
  1124. return rc2;
  1125. return rc3;
  1126. }
  1127. static int qeth_clear_channels(struct qeth_card *card)
  1128. {
  1129. int rc1 = 0, rc2 = 0, rc3 = 0;
  1130. QETH_DBF_TEXT(TRACE, 3, "clearchs");
  1131. rc1 = qeth_clear_channel(&card->read);
  1132. rc2 = qeth_clear_channel(&card->write);
  1133. rc3 = qeth_clear_channel(&card->data);
  1134. if (rc1)
  1135. return rc1;
  1136. if (rc2)
  1137. return rc2;
  1138. return rc3;
  1139. }
  1140. static int qeth_clear_halt_card(struct qeth_card *card, int halt)
  1141. {
  1142. int rc = 0;
  1143. QETH_DBF_TEXT(TRACE, 3, "clhacrd");
  1144. QETH_DBF_HEX(TRACE, 3, &card, sizeof(void *));
  1145. if (halt)
  1146. rc = qeth_halt_channels(card);
  1147. if (rc)
  1148. return rc;
  1149. return qeth_clear_channels(card);
  1150. }
  1151. int qeth_qdio_clear_card(struct qeth_card *card, int use_halt)
  1152. {
  1153. int rc = 0;
  1154. QETH_DBF_TEXT(TRACE, 3, "qdioclr");
  1155. switch (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ESTABLISHED,
  1156. QETH_QDIO_CLEANING)) {
  1157. case QETH_QDIO_ESTABLISHED:
  1158. if (card->info.type == QETH_CARD_TYPE_IQD)
  1159. rc = qdio_cleanup(CARD_DDEV(card),
  1160. QDIO_FLAG_CLEANUP_USING_HALT);
  1161. else
  1162. rc = qdio_cleanup(CARD_DDEV(card),
  1163. QDIO_FLAG_CLEANUP_USING_CLEAR);
  1164. if (rc)
  1165. QETH_DBF_TEXT_(TRACE, 3, "1err%d", rc);
  1166. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  1167. break;
  1168. case QETH_QDIO_CLEANING:
  1169. return rc;
  1170. default:
  1171. break;
  1172. }
  1173. rc = qeth_clear_halt_card(card, use_halt);
  1174. if (rc)
  1175. QETH_DBF_TEXT_(TRACE, 3, "2err%d", rc);
  1176. card->state = CARD_STATE_DOWN;
  1177. return rc;
  1178. }
  1179. EXPORT_SYMBOL_GPL(qeth_qdio_clear_card);
  1180. static int qeth_read_conf_data(struct qeth_card *card, void **buffer,
  1181. int *length)
  1182. {
  1183. struct ciw *ciw;
  1184. char *rcd_buf;
  1185. int ret;
  1186. struct qeth_channel *channel = &card->data;
  1187. unsigned long flags;
  1188. /*
  1189. * scan for RCD command in extended SenseID data
  1190. */
  1191. ciw = ccw_device_get_ciw(channel->ccwdev, CIW_TYPE_RCD);
  1192. if (!ciw || ciw->cmd == 0)
  1193. return -EOPNOTSUPP;
  1194. rcd_buf = kzalloc(ciw->count, GFP_KERNEL | GFP_DMA);
  1195. if (!rcd_buf)
  1196. return -ENOMEM;
  1197. channel->ccw.cmd_code = ciw->cmd;
  1198. channel->ccw.cda = (__u32) __pa(rcd_buf);
  1199. channel->ccw.count = ciw->count;
  1200. channel->ccw.flags = CCW_FLAG_SLI;
  1201. channel->state = CH_STATE_RCD;
  1202. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1203. ret = ccw_device_start_timeout(channel->ccwdev, &channel->ccw,
  1204. QETH_RCD_PARM, LPM_ANYPATH, 0,
  1205. QETH_RCD_TIMEOUT);
  1206. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1207. if (!ret)
  1208. wait_event(card->wait_q,
  1209. (channel->state == CH_STATE_RCD_DONE ||
  1210. channel->state == CH_STATE_DOWN));
  1211. if (channel->state == CH_STATE_DOWN)
  1212. ret = -EIO;
  1213. else
  1214. channel->state = CH_STATE_DOWN;
  1215. if (ret) {
  1216. kfree(rcd_buf);
  1217. *buffer = NULL;
  1218. *length = 0;
  1219. } else {
  1220. *length = ciw->count;
  1221. *buffer = rcd_buf;
  1222. }
  1223. return ret;
  1224. }
  1225. static int qeth_get_unitaddr(struct qeth_card *card)
  1226. {
  1227. int length;
  1228. char *prcd;
  1229. int rc;
  1230. QETH_DBF_TEXT(SETUP, 2, "getunit");
  1231. rc = qeth_read_conf_data(card, (void **) &prcd, &length);
  1232. if (rc) {
  1233. PRINT_ERR("qeth_read_conf_data for device %s returned %i\n",
  1234. CARD_DDEV_ID(card), rc);
  1235. return rc;
  1236. }
  1237. card->info.chpid = prcd[30];
  1238. card->info.unit_addr2 = prcd[31];
  1239. card->info.cula = prcd[63];
  1240. card->info.guestlan = ((prcd[0x10] == _ascebc['V']) &&
  1241. (prcd[0x11] == _ascebc['M']));
  1242. kfree(prcd);
  1243. return 0;
  1244. }
  1245. static void qeth_init_tokens(struct qeth_card *card)
  1246. {
  1247. card->token.issuer_rm_w = 0x00010103UL;
  1248. card->token.cm_filter_w = 0x00010108UL;
  1249. card->token.cm_connection_w = 0x0001010aUL;
  1250. card->token.ulp_filter_w = 0x0001010bUL;
  1251. card->token.ulp_connection_w = 0x0001010dUL;
  1252. }
  1253. static void qeth_init_func_level(struct qeth_card *card)
  1254. {
  1255. if (card->ipato.enabled) {
  1256. if (card->info.type == QETH_CARD_TYPE_IQD)
  1257. card->info.func_level =
  1258. QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT;
  1259. else
  1260. card->info.func_level =
  1261. QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT;
  1262. } else {
  1263. if (card->info.type == QETH_CARD_TYPE_IQD)
  1264. /*FIXME:why do we have same values for dis and ena for
  1265. osae??? */
  1266. card->info.func_level =
  1267. QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT;
  1268. else
  1269. card->info.func_level =
  1270. QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT;
  1271. }
  1272. }
  1273. static int qeth_idx_activate_get_answer(struct qeth_channel *channel,
  1274. void (*idx_reply_cb)(struct qeth_channel *,
  1275. struct qeth_cmd_buffer *))
  1276. {
  1277. struct qeth_cmd_buffer *iob;
  1278. unsigned long flags;
  1279. int rc;
  1280. struct qeth_card *card;
  1281. QETH_DBF_TEXT(SETUP, 2, "idxanswr");
  1282. card = CARD_FROM_CDEV(channel->ccwdev);
  1283. iob = qeth_get_buffer(channel);
  1284. iob->callback = idx_reply_cb;
  1285. memcpy(&channel->ccw, READ_CCW, sizeof(struct ccw1));
  1286. channel->ccw.count = QETH_BUFSIZE;
  1287. channel->ccw.cda = (__u32) __pa(iob->data);
  1288. wait_event(card->wait_q,
  1289. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1290. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1291. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1292. rc = ccw_device_start(channel->ccwdev,
  1293. &channel->ccw, (addr_t) iob, 0, 0);
  1294. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1295. if (rc) {
  1296. QETH_DBF_MESSAGE(2, "Error2 in activating channel rc=%d\n", rc);
  1297. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1298. atomic_set(&channel->irq_pending, 0);
  1299. wake_up(&card->wait_q);
  1300. return rc;
  1301. }
  1302. rc = wait_event_interruptible_timeout(card->wait_q,
  1303. channel->state == CH_STATE_UP, QETH_TIMEOUT);
  1304. if (rc == -ERESTARTSYS)
  1305. return rc;
  1306. if (channel->state != CH_STATE_UP) {
  1307. rc = -ETIME;
  1308. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1309. qeth_clear_cmd_buffers(channel);
  1310. } else
  1311. rc = 0;
  1312. return rc;
  1313. }
  1314. static int qeth_idx_activate_channel(struct qeth_channel *channel,
  1315. void (*idx_reply_cb)(struct qeth_channel *,
  1316. struct qeth_cmd_buffer *))
  1317. {
  1318. struct qeth_card *card;
  1319. struct qeth_cmd_buffer *iob;
  1320. unsigned long flags;
  1321. __u16 temp;
  1322. __u8 tmp;
  1323. int rc;
  1324. struct ccw_dev_id temp_devid;
  1325. card = CARD_FROM_CDEV(channel->ccwdev);
  1326. QETH_DBF_TEXT(SETUP, 2, "idxactch");
  1327. iob = qeth_get_buffer(channel);
  1328. iob->callback = idx_reply_cb;
  1329. memcpy(&channel->ccw, WRITE_CCW, sizeof(struct ccw1));
  1330. channel->ccw.count = IDX_ACTIVATE_SIZE;
  1331. channel->ccw.cda = (__u32) __pa(iob->data);
  1332. if (channel == &card->write) {
  1333. memcpy(iob->data, IDX_ACTIVATE_WRITE, IDX_ACTIVATE_SIZE);
  1334. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1335. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1336. card->seqno.trans_hdr++;
  1337. } else {
  1338. memcpy(iob->data, IDX_ACTIVATE_READ, IDX_ACTIVATE_SIZE);
  1339. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1340. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1341. }
  1342. tmp = ((__u8)card->info.portno) | 0x80;
  1343. memcpy(QETH_IDX_ACT_PNO(iob->data), &tmp, 1);
  1344. memcpy(QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1345. &card->token.issuer_rm_w, QETH_MPC_TOKEN_LENGTH);
  1346. memcpy(QETH_IDX_ACT_FUNC_LEVEL(iob->data),
  1347. &card->info.func_level, sizeof(__u16));
  1348. ccw_device_get_id(CARD_DDEV(card), &temp_devid);
  1349. memcpy(QETH_IDX_ACT_QDIO_DEV_CUA(iob->data), &temp_devid.devno, 2);
  1350. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1351. memcpy(QETH_IDX_ACT_QDIO_DEV_REALADDR(iob->data), &temp, 2);
  1352. wait_event(card->wait_q,
  1353. atomic_cmpxchg(&channel->irq_pending, 0, 1) == 0);
  1354. QETH_DBF_TEXT(SETUP, 6, "noirqpnd");
  1355. spin_lock_irqsave(get_ccwdev_lock(channel->ccwdev), flags);
  1356. rc = ccw_device_start(channel->ccwdev,
  1357. &channel->ccw, (addr_t) iob, 0, 0);
  1358. spin_unlock_irqrestore(get_ccwdev_lock(channel->ccwdev), flags);
  1359. if (rc) {
  1360. QETH_DBF_MESSAGE(2, "Error1 in activating channel. rc=%d\n",
  1361. rc);
  1362. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1363. atomic_set(&channel->irq_pending, 0);
  1364. wake_up(&card->wait_q);
  1365. return rc;
  1366. }
  1367. rc = wait_event_interruptible_timeout(card->wait_q,
  1368. channel->state == CH_STATE_ACTIVATING, QETH_TIMEOUT);
  1369. if (rc == -ERESTARTSYS)
  1370. return rc;
  1371. if (channel->state != CH_STATE_ACTIVATING) {
  1372. PRINT_WARN("IDX activate timed out!\n");
  1373. QETH_DBF_TEXT_(SETUP, 2, "2err%d", -ETIME);
  1374. qeth_clear_cmd_buffers(channel);
  1375. return -ETIME;
  1376. }
  1377. return qeth_idx_activate_get_answer(channel, idx_reply_cb);
  1378. }
  1379. static int qeth_peer_func_level(int level)
  1380. {
  1381. if ((level & 0xff) == 8)
  1382. return (level & 0xff) + 0x400;
  1383. if (((level >> 8) & 3) == 1)
  1384. return (level & 0xff) + 0x200;
  1385. return level;
  1386. }
  1387. static void qeth_idx_write_cb(struct qeth_channel *channel,
  1388. struct qeth_cmd_buffer *iob)
  1389. {
  1390. struct qeth_card *card;
  1391. __u16 temp;
  1392. QETH_DBF_TEXT(SETUP , 2, "idxwrcb");
  1393. if (channel->state == CH_STATE_DOWN) {
  1394. channel->state = CH_STATE_ACTIVATING;
  1395. goto out;
  1396. }
  1397. card = CARD_FROM_CDEV(channel->ccwdev);
  1398. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1399. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1400. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1401. "adapter exclusively used by another host\n",
  1402. CARD_WDEV_ID(card));
  1403. else
  1404. PRINT_ERR("IDX_ACTIVATE on write channel device %s: "
  1405. "negative reply\n", CARD_WDEV_ID(card));
  1406. goto out;
  1407. }
  1408. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1409. if ((temp & ~0x0100) != qeth_peer_func_level(card->info.func_level)) {
  1410. PRINT_WARN("IDX_ACTIVATE on write channel device %s: "
  1411. "function level mismatch "
  1412. "(sent: 0x%x, received: 0x%x)\n",
  1413. CARD_WDEV_ID(card), card->info.func_level, temp);
  1414. goto out;
  1415. }
  1416. channel->state = CH_STATE_UP;
  1417. out:
  1418. qeth_release_buffer(channel, iob);
  1419. }
  1420. static void qeth_idx_read_cb(struct qeth_channel *channel,
  1421. struct qeth_cmd_buffer *iob)
  1422. {
  1423. struct qeth_card *card;
  1424. __u16 temp;
  1425. QETH_DBF_TEXT(SETUP , 2, "idxrdcb");
  1426. if (channel->state == CH_STATE_DOWN) {
  1427. channel->state = CH_STATE_ACTIVATING;
  1428. goto out;
  1429. }
  1430. card = CARD_FROM_CDEV(channel->ccwdev);
  1431. if (qeth_check_idx_response(iob->data))
  1432. goto out;
  1433. if (!(QETH_IS_IDX_ACT_POS_REPLY(iob->data))) {
  1434. if (QETH_IDX_ACT_CAUSE_CODE(iob->data) == 0x19)
  1435. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1436. "adapter exclusively used by another host\n",
  1437. CARD_RDEV_ID(card));
  1438. else
  1439. PRINT_ERR("IDX_ACTIVATE on read channel device %s: "
  1440. "negative reply\n", CARD_RDEV_ID(card));
  1441. goto out;
  1442. }
  1443. /**
  1444. * temporary fix for microcode bug
  1445. * to revert it,replace OR by AND
  1446. */
  1447. if ((!QETH_IDX_NO_PORTNAME_REQUIRED(iob->data)) ||
  1448. (card->info.type == QETH_CARD_TYPE_OSAE))
  1449. card->info.portname_required = 1;
  1450. memcpy(&temp, QETH_IDX_ACT_FUNC_LEVEL(iob->data), 2);
  1451. if (temp != qeth_peer_func_level(card->info.func_level)) {
  1452. PRINT_WARN("IDX_ACTIVATE on read channel device %s: function "
  1453. "level mismatch (sent: 0x%x, received: 0x%x)\n",
  1454. CARD_RDEV_ID(card), card->info.func_level, temp);
  1455. goto out;
  1456. }
  1457. memcpy(&card->token.issuer_rm_r,
  1458. QETH_IDX_ACT_ISSUER_RM_TOKEN(iob->data),
  1459. QETH_MPC_TOKEN_LENGTH);
  1460. memcpy(&card->info.mcl_level[0],
  1461. QETH_IDX_REPLY_LEVEL(iob->data), QETH_MCL_LENGTH);
  1462. channel->state = CH_STATE_UP;
  1463. out:
  1464. qeth_release_buffer(channel, iob);
  1465. }
  1466. void qeth_prepare_control_data(struct qeth_card *card, int len,
  1467. struct qeth_cmd_buffer *iob)
  1468. {
  1469. qeth_setup_ccw(&card->write, iob->data, len);
  1470. iob->callback = qeth_release_buffer;
  1471. memcpy(QETH_TRANSPORT_HEADER_SEQ_NO(iob->data),
  1472. &card->seqno.trans_hdr, QETH_SEQ_NO_LENGTH);
  1473. card->seqno.trans_hdr++;
  1474. memcpy(QETH_PDU_HEADER_SEQ_NO(iob->data),
  1475. &card->seqno.pdu_hdr, QETH_SEQ_NO_LENGTH);
  1476. card->seqno.pdu_hdr++;
  1477. memcpy(QETH_PDU_HEADER_ACK_SEQ_NO(iob->data),
  1478. &card->seqno.pdu_hdr_ack, QETH_SEQ_NO_LENGTH);
  1479. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1480. }
  1481. EXPORT_SYMBOL_GPL(qeth_prepare_control_data);
  1482. int qeth_send_control_data(struct qeth_card *card, int len,
  1483. struct qeth_cmd_buffer *iob,
  1484. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  1485. unsigned long),
  1486. void *reply_param)
  1487. {
  1488. int rc;
  1489. unsigned long flags;
  1490. struct qeth_reply *reply = NULL;
  1491. unsigned long timeout;
  1492. QETH_DBF_TEXT(TRACE, 2, "sendctl");
  1493. reply = qeth_alloc_reply(card);
  1494. if (!reply) {
  1495. return -ENOMEM;
  1496. }
  1497. reply->callback = reply_cb;
  1498. reply->param = reply_param;
  1499. if (card->state == CARD_STATE_DOWN)
  1500. reply->seqno = QETH_IDX_COMMAND_SEQNO;
  1501. else
  1502. reply->seqno = card->seqno.ipa++;
  1503. init_waitqueue_head(&reply->wait_q);
  1504. spin_lock_irqsave(&card->lock, flags);
  1505. list_add_tail(&reply->list, &card->cmd_waiter_list);
  1506. spin_unlock_irqrestore(&card->lock, flags);
  1507. QETH_DBF_HEX(CTRL, 2, iob->data, QETH_DBF_CTRL_LEN);
  1508. while (atomic_cmpxchg(&card->write.irq_pending, 0, 1)) ;
  1509. qeth_prepare_control_data(card, len, iob);
  1510. if (IS_IPA(iob->data))
  1511. timeout = jiffies + QETH_IPA_TIMEOUT;
  1512. else
  1513. timeout = jiffies + QETH_TIMEOUT;
  1514. QETH_DBF_TEXT(TRACE, 6, "noirqpnd");
  1515. spin_lock_irqsave(get_ccwdev_lock(card->write.ccwdev), flags);
  1516. rc = ccw_device_start(card->write.ccwdev, &card->write.ccw,
  1517. (addr_t) iob, 0, 0);
  1518. spin_unlock_irqrestore(get_ccwdev_lock(card->write.ccwdev), flags);
  1519. if (rc) {
  1520. PRINT_WARN("qeth_send_control_data: "
  1521. "ccw_device_start rc = %i\n", rc);
  1522. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  1523. spin_lock_irqsave(&card->lock, flags);
  1524. list_del_init(&reply->list);
  1525. qeth_put_reply(reply);
  1526. spin_unlock_irqrestore(&card->lock, flags);
  1527. qeth_release_buffer(iob->channel, iob);
  1528. atomic_set(&card->write.irq_pending, 0);
  1529. wake_up(&card->wait_q);
  1530. return rc;
  1531. }
  1532. while (!atomic_read(&reply->received)) {
  1533. if (time_after(jiffies, timeout)) {
  1534. spin_lock_irqsave(&reply->card->lock, flags);
  1535. list_del_init(&reply->list);
  1536. spin_unlock_irqrestore(&reply->card->lock, flags);
  1537. reply->rc = -ETIME;
  1538. atomic_inc(&reply->received);
  1539. wake_up(&reply->wait_q);
  1540. }
  1541. cpu_relax();
  1542. };
  1543. rc = reply->rc;
  1544. qeth_put_reply(reply);
  1545. return rc;
  1546. }
  1547. EXPORT_SYMBOL_GPL(qeth_send_control_data);
  1548. static int qeth_cm_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1549. unsigned long data)
  1550. {
  1551. struct qeth_cmd_buffer *iob;
  1552. QETH_DBF_TEXT(SETUP, 2, "cmenblcb");
  1553. iob = (struct qeth_cmd_buffer *) data;
  1554. memcpy(&card->token.cm_filter_r,
  1555. QETH_CM_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1556. QETH_MPC_TOKEN_LENGTH);
  1557. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1558. return 0;
  1559. }
  1560. static int qeth_cm_enable(struct qeth_card *card)
  1561. {
  1562. int rc;
  1563. struct qeth_cmd_buffer *iob;
  1564. QETH_DBF_TEXT(SETUP, 2, "cmenable");
  1565. iob = qeth_wait_for_buffer(&card->write);
  1566. memcpy(iob->data, CM_ENABLE, CM_ENABLE_SIZE);
  1567. memcpy(QETH_CM_ENABLE_ISSUER_RM_TOKEN(iob->data),
  1568. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1569. memcpy(QETH_CM_ENABLE_FILTER_TOKEN(iob->data),
  1570. &card->token.cm_filter_w, QETH_MPC_TOKEN_LENGTH);
  1571. rc = qeth_send_control_data(card, CM_ENABLE_SIZE, iob,
  1572. qeth_cm_enable_cb, NULL);
  1573. return rc;
  1574. }
  1575. static int qeth_cm_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1576. unsigned long data)
  1577. {
  1578. struct qeth_cmd_buffer *iob;
  1579. QETH_DBF_TEXT(SETUP, 2, "cmsetpcb");
  1580. iob = (struct qeth_cmd_buffer *) data;
  1581. memcpy(&card->token.cm_connection_r,
  1582. QETH_CM_SETUP_RESP_DEST_ADDR(iob->data),
  1583. QETH_MPC_TOKEN_LENGTH);
  1584. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1585. return 0;
  1586. }
  1587. static int qeth_cm_setup(struct qeth_card *card)
  1588. {
  1589. int rc;
  1590. struct qeth_cmd_buffer *iob;
  1591. QETH_DBF_TEXT(SETUP, 2, "cmsetup");
  1592. iob = qeth_wait_for_buffer(&card->write);
  1593. memcpy(iob->data, CM_SETUP, CM_SETUP_SIZE);
  1594. memcpy(QETH_CM_SETUP_DEST_ADDR(iob->data),
  1595. &card->token.issuer_rm_r, QETH_MPC_TOKEN_LENGTH);
  1596. memcpy(QETH_CM_SETUP_CONNECTION_TOKEN(iob->data),
  1597. &card->token.cm_connection_w, QETH_MPC_TOKEN_LENGTH);
  1598. memcpy(QETH_CM_SETUP_FILTER_TOKEN(iob->data),
  1599. &card->token.cm_filter_r, QETH_MPC_TOKEN_LENGTH);
  1600. rc = qeth_send_control_data(card, CM_SETUP_SIZE, iob,
  1601. qeth_cm_setup_cb, NULL);
  1602. return rc;
  1603. }
  1604. static inline int qeth_get_initial_mtu_for_card(struct qeth_card *card)
  1605. {
  1606. switch (card->info.type) {
  1607. case QETH_CARD_TYPE_UNKNOWN:
  1608. return 1500;
  1609. case QETH_CARD_TYPE_IQD:
  1610. return card->info.max_mtu;
  1611. case QETH_CARD_TYPE_OSAE:
  1612. switch (card->info.link_type) {
  1613. case QETH_LINK_TYPE_HSTR:
  1614. case QETH_LINK_TYPE_LANE_TR:
  1615. return 2000;
  1616. default:
  1617. return 1492;
  1618. }
  1619. default:
  1620. return 1500;
  1621. }
  1622. }
  1623. static inline int qeth_get_max_mtu_for_card(int cardtype)
  1624. {
  1625. switch (cardtype) {
  1626. case QETH_CARD_TYPE_UNKNOWN:
  1627. case QETH_CARD_TYPE_OSAE:
  1628. case QETH_CARD_TYPE_OSN:
  1629. return 61440;
  1630. case QETH_CARD_TYPE_IQD:
  1631. return 57344;
  1632. default:
  1633. return 1500;
  1634. }
  1635. }
  1636. static inline int qeth_get_mtu_out_of_mpc(int cardtype)
  1637. {
  1638. switch (cardtype) {
  1639. case QETH_CARD_TYPE_IQD:
  1640. return 1;
  1641. default:
  1642. return 0;
  1643. }
  1644. }
  1645. static inline int qeth_get_mtu_outof_framesize(int framesize)
  1646. {
  1647. switch (framesize) {
  1648. case 0x4000:
  1649. return 8192;
  1650. case 0x6000:
  1651. return 16384;
  1652. case 0xa000:
  1653. return 32768;
  1654. case 0xffff:
  1655. return 57344;
  1656. default:
  1657. return 0;
  1658. }
  1659. }
  1660. static inline int qeth_mtu_is_valid(struct qeth_card *card, int mtu)
  1661. {
  1662. switch (card->info.type) {
  1663. case QETH_CARD_TYPE_OSAE:
  1664. return ((mtu >= 576) && (mtu <= 61440));
  1665. case QETH_CARD_TYPE_IQD:
  1666. return ((mtu >= 576) &&
  1667. (mtu <= card->info.max_mtu + 4096 - 32));
  1668. case QETH_CARD_TYPE_OSN:
  1669. case QETH_CARD_TYPE_UNKNOWN:
  1670. default:
  1671. return 1;
  1672. }
  1673. }
  1674. static int qeth_ulp_enable_cb(struct qeth_card *card, struct qeth_reply *reply,
  1675. unsigned long data)
  1676. {
  1677. __u16 mtu, framesize;
  1678. __u16 len;
  1679. __u8 link_type;
  1680. struct qeth_cmd_buffer *iob;
  1681. QETH_DBF_TEXT(SETUP, 2, "ulpenacb");
  1682. iob = (struct qeth_cmd_buffer *) data;
  1683. memcpy(&card->token.ulp_filter_r,
  1684. QETH_ULP_ENABLE_RESP_FILTER_TOKEN(iob->data),
  1685. QETH_MPC_TOKEN_LENGTH);
  1686. if (qeth_get_mtu_out_of_mpc(card->info.type)) {
  1687. memcpy(&framesize, QETH_ULP_ENABLE_RESP_MAX_MTU(iob->data), 2);
  1688. mtu = qeth_get_mtu_outof_framesize(framesize);
  1689. if (!mtu) {
  1690. iob->rc = -EINVAL;
  1691. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1692. return 0;
  1693. }
  1694. card->info.max_mtu = mtu;
  1695. card->info.initial_mtu = mtu;
  1696. card->qdio.in_buf_size = mtu + 2 * PAGE_SIZE;
  1697. } else {
  1698. card->info.initial_mtu = qeth_get_initial_mtu_for_card(card);
  1699. card->info.max_mtu = qeth_get_max_mtu_for_card(card->info.type);
  1700. card->qdio.in_buf_size = QETH_IN_BUF_SIZE_DEFAULT;
  1701. }
  1702. memcpy(&len, QETH_ULP_ENABLE_RESP_DIFINFO_LEN(iob->data), 2);
  1703. if (len >= QETH_MPC_DIFINFO_LEN_INDICATES_LINK_TYPE) {
  1704. memcpy(&link_type,
  1705. QETH_ULP_ENABLE_RESP_LINK_TYPE(iob->data), 1);
  1706. card->info.link_type = link_type;
  1707. } else
  1708. card->info.link_type = 0;
  1709. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1710. return 0;
  1711. }
  1712. static int qeth_ulp_enable(struct qeth_card *card)
  1713. {
  1714. int rc;
  1715. char prot_type;
  1716. struct qeth_cmd_buffer *iob;
  1717. /*FIXME: trace view callbacks*/
  1718. QETH_DBF_TEXT(SETUP, 2, "ulpenabl");
  1719. iob = qeth_wait_for_buffer(&card->write);
  1720. memcpy(iob->data, ULP_ENABLE, ULP_ENABLE_SIZE);
  1721. *(QETH_ULP_ENABLE_LINKNUM(iob->data)) =
  1722. (__u8) card->info.portno;
  1723. if (card->options.layer2)
  1724. if (card->info.type == QETH_CARD_TYPE_OSN)
  1725. prot_type = QETH_PROT_OSN2;
  1726. else
  1727. prot_type = QETH_PROT_LAYER2;
  1728. else
  1729. prot_type = QETH_PROT_TCPIP;
  1730. memcpy(QETH_ULP_ENABLE_PROT_TYPE(iob->data), &prot_type, 1);
  1731. memcpy(QETH_ULP_ENABLE_DEST_ADDR(iob->data),
  1732. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1733. memcpy(QETH_ULP_ENABLE_FILTER_TOKEN(iob->data),
  1734. &card->token.ulp_filter_w, QETH_MPC_TOKEN_LENGTH);
  1735. memcpy(QETH_ULP_ENABLE_PORTNAME_AND_LL(iob->data),
  1736. card->info.portname, 9);
  1737. rc = qeth_send_control_data(card, ULP_ENABLE_SIZE, iob,
  1738. qeth_ulp_enable_cb, NULL);
  1739. return rc;
  1740. }
  1741. static int qeth_ulp_setup_cb(struct qeth_card *card, struct qeth_reply *reply,
  1742. unsigned long data)
  1743. {
  1744. struct qeth_cmd_buffer *iob;
  1745. QETH_DBF_TEXT(SETUP, 2, "ulpstpcb");
  1746. iob = (struct qeth_cmd_buffer *) data;
  1747. memcpy(&card->token.ulp_connection_r,
  1748. QETH_ULP_SETUP_RESP_CONNECTION_TOKEN(iob->data),
  1749. QETH_MPC_TOKEN_LENGTH);
  1750. QETH_DBF_TEXT_(SETUP, 2, " rc%d", iob->rc);
  1751. return 0;
  1752. }
  1753. static int qeth_ulp_setup(struct qeth_card *card)
  1754. {
  1755. int rc;
  1756. __u16 temp;
  1757. struct qeth_cmd_buffer *iob;
  1758. struct ccw_dev_id dev_id;
  1759. QETH_DBF_TEXT(SETUP, 2, "ulpsetup");
  1760. iob = qeth_wait_for_buffer(&card->write);
  1761. memcpy(iob->data, ULP_SETUP, ULP_SETUP_SIZE);
  1762. memcpy(QETH_ULP_SETUP_DEST_ADDR(iob->data),
  1763. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1764. memcpy(QETH_ULP_SETUP_CONNECTION_TOKEN(iob->data),
  1765. &card->token.ulp_connection_w, QETH_MPC_TOKEN_LENGTH);
  1766. memcpy(QETH_ULP_SETUP_FILTER_TOKEN(iob->data),
  1767. &card->token.ulp_filter_r, QETH_MPC_TOKEN_LENGTH);
  1768. ccw_device_get_id(CARD_DDEV(card), &dev_id);
  1769. memcpy(QETH_ULP_SETUP_CUA(iob->data), &dev_id.devno, 2);
  1770. temp = (card->info.cula << 8) + card->info.unit_addr2;
  1771. memcpy(QETH_ULP_SETUP_REAL_DEVADDR(iob->data), &temp, 2);
  1772. rc = qeth_send_control_data(card, ULP_SETUP_SIZE, iob,
  1773. qeth_ulp_setup_cb, NULL);
  1774. return rc;
  1775. }
  1776. static int qeth_alloc_qdio_buffers(struct qeth_card *card)
  1777. {
  1778. int i, j;
  1779. QETH_DBF_TEXT(SETUP, 2, "allcqdbf");
  1780. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_UNINITIALIZED,
  1781. QETH_QDIO_ALLOCATED) != QETH_QDIO_UNINITIALIZED)
  1782. return 0;
  1783. card->qdio.in_q = kmalloc(sizeof(struct qeth_qdio_q),
  1784. GFP_KERNEL);
  1785. if (!card->qdio.in_q)
  1786. goto out_nomem;
  1787. QETH_DBF_TEXT(SETUP, 2, "inq");
  1788. QETH_DBF_HEX(SETUP, 2, &card->qdio.in_q, sizeof(void *));
  1789. memset(card->qdio.in_q, 0, sizeof(struct qeth_qdio_q));
  1790. /* give inbound qeth_qdio_buffers their qdio_buffers */
  1791. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  1792. card->qdio.in_q->bufs[i].buffer =
  1793. &card->qdio.in_q->qdio_bufs[i];
  1794. /* inbound buffer pool */
  1795. if (qeth_alloc_buffer_pool(card))
  1796. goto out_freeinq;
  1797. /* outbound */
  1798. card->qdio.out_qs =
  1799. kmalloc(card->qdio.no_out_queues *
  1800. sizeof(struct qeth_qdio_out_q *), GFP_KERNEL);
  1801. if (!card->qdio.out_qs)
  1802. goto out_freepool;
  1803. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  1804. card->qdio.out_qs[i] = kmalloc(sizeof(struct qeth_qdio_out_q),
  1805. GFP_KERNEL);
  1806. if (!card->qdio.out_qs[i])
  1807. goto out_freeoutq;
  1808. QETH_DBF_TEXT_(SETUP, 2, "outq %i", i);
  1809. QETH_DBF_HEX(SETUP, 2, &card->qdio.out_qs[i], sizeof(void *));
  1810. memset(card->qdio.out_qs[i], 0, sizeof(struct qeth_qdio_out_q));
  1811. card->qdio.out_qs[i]->queue_no = i;
  1812. /* give outbound qeth_qdio_buffers their qdio_buffers */
  1813. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  1814. card->qdio.out_qs[i]->bufs[j].buffer =
  1815. &card->qdio.out_qs[i]->qdio_bufs[j];
  1816. skb_queue_head_init(&card->qdio.out_qs[i]->bufs[j].
  1817. skb_list);
  1818. lockdep_set_class(
  1819. &card->qdio.out_qs[i]->bufs[j].skb_list.lock,
  1820. &qdio_out_skb_queue_key);
  1821. INIT_LIST_HEAD(&card->qdio.out_qs[i]->bufs[j].ctx_list);
  1822. }
  1823. }
  1824. return 0;
  1825. out_freeoutq:
  1826. while (i > 0)
  1827. kfree(card->qdio.out_qs[--i]);
  1828. kfree(card->qdio.out_qs);
  1829. card->qdio.out_qs = NULL;
  1830. out_freepool:
  1831. qeth_free_buffer_pool(card);
  1832. out_freeinq:
  1833. kfree(card->qdio.in_q);
  1834. card->qdio.in_q = NULL;
  1835. out_nomem:
  1836. atomic_set(&card->qdio.state, QETH_QDIO_UNINITIALIZED);
  1837. return -ENOMEM;
  1838. }
  1839. static void qeth_create_qib_param_field(struct qeth_card *card,
  1840. char *param_field)
  1841. {
  1842. param_field[0] = _ascebc['P'];
  1843. param_field[1] = _ascebc['C'];
  1844. param_field[2] = _ascebc['I'];
  1845. param_field[3] = _ascebc['T'];
  1846. *((unsigned int *) (&param_field[4])) = QETH_PCI_THRESHOLD_A(card);
  1847. *((unsigned int *) (&param_field[8])) = QETH_PCI_THRESHOLD_B(card);
  1848. *((unsigned int *) (&param_field[12])) = QETH_PCI_TIMER_VALUE(card);
  1849. }
  1850. static void qeth_create_qib_param_field_blkt(struct qeth_card *card,
  1851. char *param_field)
  1852. {
  1853. param_field[16] = _ascebc['B'];
  1854. param_field[17] = _ascebc['L'];
  1855. param_field[18] = _ascebc['K'];
  1856. param_field[19] = _ascebc['T'];
  1857. *((unsigned int *) (&param_field[20])) = card->info.blkt.time_total;
  1858. *((unsigned int *) (&param_field[24])) = card->info.blkt.inter_packet;
  1859. *((unsigned int *) (&param_field[28])) =
  1860. card->info.blkt.inter_packet_jumbo;
  1861. }
  1862. static int qeth_qdio_activate(struct qeth_card *card)
  1863. {
  1864. QETH_DBF_TEXT(SETUP, 3, "qdioact");
  1865. return qdio_activate(CARD_DDEV(card));
  1866. }
  1867. static int qeth_dm_act(struct qeth_card *card)
  1868. {
  1869. int rc;
  1870. struct qeth_cmd_buffer *iob;
  1871. QETH_DBF_TEXT(SETUP, 2, "dmact");
  1872. iob = qeth_wait_for_buffer(&card->write);
  1873. memcpy(iob->data, DM_ACT, DM_ACT_SIZE);
  1874. memcpy(QETH_DM_ACT_DEST_ADDR(iob->data),
  1875. &card->token.cm_connection_r, QETH_MPC_TOKEN_LENGTH);
  1876. memcpy(QETH_DM_ACT_CONNECTION_TOKEN(iob->data),
  1877. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  1878. rc = qeth_send_control_data(card, DM_ACT_SIZE, iob, NULL, NULL);
  1879. return rc;
  1880. }
  1881. static int qeth_mpc_initialize(struct qeth_card *card)
  1882. {
  1883. int rc;
  1884. QETH_DBF_TEXT(SETUP, 2, "mpcinit");
  1885. rc = qeth_issue_next_read(card);
  1886. if (rc) {
  1887. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  1888. return rc;
  1889. }
  1890. rc = qeth_cm_enable(card);
  1891. if (rc) {
  1892. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  1893. goto out_qdio;
  1894. }
  1895. rc = qeth_cm_setup(card);
  1896. if (rc) {
  1897. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  1898. goto out_qdio;
  1899. }
  1900. rc = qeth_ulp_enable(card);
  1901. if (rc) {
  1902. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  1903. goto out_qdio;
  1904. }
  1905. rc = qeth_ulp_setup(card);
  1906. if (rc) {
  1907. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1908. goto out_qdio;
  1909. }
  1910. rc = qeth_alloc_qdio_buffers(card);
  1911. if (rc) {
  1912. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  1913. goto out_qdio;
  1914. }
  1915. rc = qeth_qdio_establish(card);
  1916. if (rc) {
  1917. QETH_DBF_TEXT_(SETUP, 2, "6err%d", rc);
  1918. qeth_free_qdio_buffers(card);
  1919. goto out_qdio;
  1920. }
  1921. rc = qeth_qdio_activate(card);
  1922. if (rc) {
  1923. QETH_DBF_TEXT_(SETUP, 2, "7err%d", rc);
  1924. goto out_qdio;
  1925. }
  1926. rc = qeth_dm_act(card);
  1927. if (rc) {
  1928. QETH_DBF_TEXT_(SETUP, 2, "8err%d", rc);
  1929. goto out_qdio;
  1930. }
  1931. return 0;
  1932. out_qdio:
  1933. qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  1934. return rc;
  1935. }
  1936. static void qeth_print_status_with_portname(struct qeth_card *card)
  1937. {
  1938. char dbf_text[15];
  1939. int i;
  1940. sprintf(dbf_text, "%s", card->info.portname + 1);
  1941. for (i = 0; i < 8; i++)
  1942. dbf_text[i] =
  1943. (char) _ebcasc[(__u8) dbf_text[i]];
  1944. dbf_text[8] = 0;
  1945. PRINT_INFO("Device %s/%s/%s is a%s card%s%s%s\n"
  1946. "with link type %s (portname: %s)\n",
  1947. CARD_RDEV_ID(card),
  1948. CARD_WDEV_ID(card),
  1949. CARD_DDEV_ID(card),
  1950. qeth_get_cardname(card),
  1951. (card->info.mcl_level[0]) ? " (level: " : "",
  1952. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1953. (card->info.mcl_level[0]) ? ")" : "",
  1954. qeth_get_cardname_short(card),
  1955. dbf_text);
  1956. }
  1957. static void qeth_print_status_no_portname(struct qeth_card *card)
  1958. {
  1959. if (card->info.portname[0])
  1960. PRINT_INFO("Device %s/%s/%s is a%s "
  1961. "card%s%s%s\nwith link type %s "
  1962. "(no portname needed by interface).\n",
  1963. CARD_RDEV_ID(card),
  1964. CARD_WDEV_ID(card),
  1965. CARD_DDEV_ID(card),
  1966. qeth_get_cardname(card),
  1967. (card->info.mcl_level[0]) ? " (level: " : "",
  1968. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1969. (card->info.mcl_level[0]) ? ")" : "",
  1970. qeth_get_cardname_short(card));
  1971. else
  1972. PRINT_INFO("Device %s/%s/%s is a%s "
  1973. "card%s%s%s\nwith link type %s.\n",
  1974. CARD_RDEV_ID(card),
  1975. CARD_WDEV_ID(card),
  1976. CARD_DDEV_ID(card),
  1977. qeth_get_cardname(card),
  1978. (card->info.mcl_level[0]) ? " (level: " : "",
  1979. (card->info.mcl_level[0]) ? card->info.mcl_level : "",
  1980. (card->info.mcl_level[0]) ? ")" : "",
  1981. qeth_get_cardname_short(card));
  1982. }
  1983. void qeth_print_status_message(struct qeth_card *card)
  1984. {
  1985. switch (card->info.type) {
  1986. case QETH_CARD_TYPE_OSAE:
  1987. /* VM will use a non-zero first character
  1988. * to indicate a HiperSockets like reporting
  1989. * of the level OSA sets the first character to zero
  1990. * */
  1991. if (!card->info.mcl_level[0]) {
  1992. sprintf(card->info.mcl_level, "%02x%02x",
  1993. card->info.mcl_level[2],
  1994. card->info.mcl_level[3]);
  1995. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  1996. break;
  1997. }
  1998. /* fallthrough */
  1999. case QETH_CARD_TYPE_IQD:
  2000. if (card->info.guestlan) {
  2001. card->info.mcl_level[0] = (char) _ebcasc[(__u8)
  2002. card->info.mcl_level[0]];
  2003. card->info.mcl_level[1] = (char) _ebcasc[(__u8)
  2004. card->info.mcl_level[1]];
  2005. card->info.mcl_level[2] = (char) _ebcasc[(__u8)
  2006. card->info.mcl_level[2]];
  2007. card->info.mcl_level[3] = (char) _ebcasc[(__u8)
  2008. card->info.mcl_level[3]];
  2009. card->info.mcl_level[QETH_MCL_LENGTH] = 0;
  2010. }
  2011. break;
  2012. default:
  2013. memset(&card->info.mcl_level[0], 0, QETH_MCL_LENGTH + 1);
  2014. }
  2015. if (card->info.portname_required)
  2016. qeth_print_status_with_portname(card);
  2017. else
  2018. qeth_print_status_no_portname(card);
  2019. }
  2020. EXPORT_SYMBOL_GPL(qeth_print_status_message);
  2021. static void qeth_initialize_working_pool_list(struct qeth_card *card)
  2022. {
  2023. struct qeth_buffer_pool_entry *entry;
  2024. QETH_DBF_TEXT(TRACE, 5, "inwrklst");
  2025. list_for_each_entry(entry,
  2026. &card->qdio.init_pool.entry_list, init_list) {
  2027. qeth_put_buffer_pool_entry(card, entry);
  2028. }
  2029. }
  2030. static inline struct qeth_buffer_pool_entry *qeth_find_free_buffer_pool_entry(
  2031. struct qeth_card *card)
  2032. {
  2033. struct list_head *plh;
  2034. struct qeth_buffer_pool_entry *entry;
  2035. int i, free;
  2036. struct page *page;
  2037. if (list_empty(&card->qdio.in_buf_pool.entry_list))
  2038. return NULL;
  2039. list_for_each(plh, &card->qdio.in_buf_pool.entry_list) {
  2040. entry = list_entry(plh, struct qeth_buffer_pool_entry, list);
  2041. free = 1;
  2042. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2043. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2044. free = 0;
  2045. break;
  2046. }
  2047. }
  2048. if (free) {
  2049. list_del_init(&entry->list);
  2050. return entry;
  2051. }
  2052. }
  2053. /* no free buffer in pool so take first one and swap pages */
  2054. entry = list_entry(card->qdio.in_buf_pool.entry_list.next,
  2055. struct qeth_buffer_pool_entry, list);
  2056. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2057. if (page_count(virt_to_page(entry->elements[i])) > 1) {
  2058. page = alloc_page(GFP_ATOMIC);
  2059. if (!page) {
  2060. return NULL;
  2061. } else {
  2062. free_page((unsigned long)entry->elements[i]);
  2063. entry->elements[i] = page_address(page);
  2064. if (card->options.performance_stats)
  2065. card->perf_stats.sg_alloc_page_rx++;
  2066. }
  2067. }
  2068. }
  2069. list_del_init(&entry->list);
  2070. return entry;
  2071. }
  2072. static int qeth_init_input_buffer(struct qeth_card *card,
  2073. struct qeth_qdio_buffer *buf)
  2074. {
  2075. struct qeth_buffer_pool_entry *pool_entry;
  2076. int i;
  2077. pool_entry = qeth_find_free_buffer_pool_entry(card);
  2078. if (!pool_entry)
  2079. return 1;
  2080. /*
  2081. * since the buffer is accessed only from the input_tasklet
  2082. * there shouldn't be a need to synchronize; also, since we use
  2083. * the QETH_IN_BUF_REQUEUE_THRESHOLD we should never run out off
  2084. * buffers
  2085. */
  2086. BUG_ON(!pool_entry);
  2087. buf->pool_entry = pool_entry;
  2088. for (i = 0; i < QETH_MAX_BUFFER_ELEMENTS(card); ++i) {
  2089. buf->buffer->element[i].length = PAGE_SIZE;
  2090. buf->buffer->element[i].addr = pool_entry->elements[i];
  2091. if (i == QETH_MAX_BUFFER_ELEMENTS(card) - 1)
  2092. buf->buffer->element[i].flags = SBAL_FLAGS_LAST_ENTRY;
  2093. else
  2094. buf->buffer->element[i].flags = 0;
  2095. }
  2096. return 0;
  2097. }
  2098. int qeth_init_qdio_queues(struct qeth_card *card)
  2099. {
  2100. int i, j;
  2101. int rc;
  2102. QETH_DBF_TEXT(SETUP, 2, "initqdqs");
  2103. /* inbound queue */
  2104. memset(card->qdio.in_q->qdio_bufs, 0,
  2105. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2106. qeth_initialize_working_pool_list(card);
  2107. /*give only as many buffers to hardware as we have buffer pool entries*/
  2108. for (i = 0; i < card->qdio.in_buf_pool.buf_count - 1; ++i)
  2109. qeth_init_input_buffer(card, &card->qdio.in_q->bufs[i]);
  2110. card->qdio.in_q->next_buf_to_init =
  2111. card->qdio.in_buf_pool.buf_count - 1;
  2112. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0, 0,
  2113. card->qdio.in_buf_pool.buf_count - 1);
  2114. if (rc) {
  2115. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  2116. return rc;
  2117. }
  2118. /* outbound queue */
  2119. for (i = 0; i < card->qdio.no_out_queues; ++i) {
  2120. memset(card->qdio.out_qs[i]->qdio_bufs, 0,
  2121. QDIO_MAX_BUFFERS_PER_Q * sizeof(struct qdio_buffer));
  2122. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j) {
  2123. qeth_clear_output_buffer(card->qdio.out_qs[i],
  2124. &card->qdio.out_qs[i]->bufs[j]);
  2125. }
  2126. card->qdio.out_qs[i]->card = card;
  2127. card->qdio.out_qs[i]->next_buf_to_fill = 0;
  2128. card->qdio.out_qs[i]->do_pack = 0;
  2129. atomic_set(&card->qdio.out_qs[i]->used_buffers, 0);
  2130. atomic_set(&card->qdio.out_qs[i]->set_pci_flags_count, 0);
  2131. atomic_set(&card->qdio.out_qs[i]->state,
  2132. QETH_OUT_Q_UNLOCKED);
  2133. }
  2134. return 0;
  2135. }
  2136. EXPORT_SYMBOL_GPL(qeth_init_qdio_queues);
  2137. static inline __u8 qeth_get_ipa_adp_type(enum qeth_link_types link_type)
  2138. {
  2139. switch (link_type) {
  2140. case QETH_LINK_TYPE_HSTR:
  2141. return 2;
  2142. default:
  2143. return 1;
  2144. }
  2145. }
  2146. static void qeth_fill_ipacmd_header(struct qeth_card *card,
  2147. struct qeth_ipa_cmd *cmd, __u8 command,
  2148. enum qeth_prot_versions prot)
  2149. {
  2150. memset(cmd, 0, sizeof(struct qeth_ipa_cmd));
  2151. cmd->hdr.command = command;
  2152. cmd->hdr.initiator = IPA_CMD_INITIATOR_HOST;
  2153. cmd->hdr.seqno = card->seqno.ipa;
  2154. cmd->hdr.adapter_type = qeth_get_ipa_adp_type(card->info.link_type);
  2155. cmd->hdr.rel_adapter_no = (__u8) card->info.portno;
  2156. if (card->options.layer2)
  2157. cmd->hdr.prim_version_no = 2;
  2158. else
  2159. cmd->hdr.prim_version_no = 1;
  2160. cmd->hdr.param_count = 1;
  2161. cmd->hdr.prot_version = prot;
  2162. cmd->hdr.ipa_supported = 0;
  2163. cmd->hdr.ipa_enabled = 0;
  2164. }
  2165. struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *card,
  2166. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2167. {
  2168. struct qeth_cmd_buffer *iob;
  2169. struct qeth_ipa_cmd *cmd;
  2170. iob = qeth_wait_for_buffer(&card->write);
  2171. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2172. qeth_fill_ipacmd_header(card, cmd, ipacmd, prot);
  2173. return iob;
  2174. }
  2175. EXPORT_SYMBOL_GPL(qeth_get_ipacmd_buffer);
  2176. void qeth_prepare_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2177. char prot_type)
  2178. {
  2179. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  2180. memcpy(QETH_IPA_CMD_PROT_TYPE(iob->data), &prot_type, 1);
  2181. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  2182. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  2183. }
  2184. EXPORT_SYMBOL_GPL(qeth_prepare_ipa_cmd);
  2185. int qeth_send_ipa_cmd(struct qeth_card *card, struct qeth_cmd_buffer *iob,
  2186. int (*reply_cb)(struct qeth_card *, struct qeth_reply*,
  2187. unsigned long),
  2188. void *reply_param)
  2189. {
  2190. int rc;
  2191. char prot_type;
  2192. QETH_DBF_TEXT(TRACE, 4, "sendipa");
  2193. if (card->options.layer2)
  2194. if (card->info.type == QETH_CARD_TYPE_OSN)
  2195. prot_type = QETH_PROT_OSN2;
  2196. else
  2197. prot_type = QETH_PROT_LAYER2;
  2198. else
  2199. prot_type = QETH_PROT_TCPIP;
  2200. qeth_prepare_ipa_cmd(card, iob, prot_type);
  2201. rc = qeth_send_control_data(card, IPA_CMD_LENGTH,
  2202. iob, reply_cb, reply_param);
  2203. return rc;
  2204. }
  2205. EXPORT_SYMBOL_GPL(qeth_send_ipa_cmd);
  2206. static int qeth_send_startstoplan(struct qeth_card *card,
  2207. enum qeth_ipa_cmds ipacmd, enum qeth_prot_versions prot)
  2208. {
  2209. int rc;
  2210. struct qeth_cmd_buffer *iob;
  2211. iob = qeth_get_ipacmd_buffer(card, ipacmd, prot);
  2212. rc = qeth_send_ipa_cmd(card, iob, NULL, NULL);
  2213. return rc;
  2214. }
  2215. int qeth_send_startlan(struct qeth_card *card)
  2216. {
  2217. int rc;
  2218. QETH_DBF_TEXT(SETUP, 2, "strtlan");
  2219. rc = qeth_send_startstoplan(card, IPA_CMD_STARTLAN, 0);
  2220. return rc;
  2221. }
  2222. EXPORT_SYMBOL_GPL(qeth_send_startlan);
  2223. int qeth_send_stoplan(struct qeth_card *card)
  2224. {
  2225. int rc = 0;
  2226. /*
  2227. * TODO: according to the IPA format document page 14,
  2228. * TCP/IP (we!) never issue a STOPLAN
  2229. * is this right ?!?
  2230. */
  2231. QETH_DBF_TEXT(SETUP, 2, "stoplan");
  2232. rc = qeth_send_startstoplan(card, IPA_CMD_STOPLAN, 0);
  2233. return rc;
  2234. }
  2235. EXPORT_SYMBOL_GPL(qeth_send_stoplan);
  2236. int qeth_default_setadapterparms_cb(struct qeth_card *card,
  2237. struct qeth_reply *reply, unsigned long data)
  2238. {
  2239. struct qeth_ipa_cmd *cmd;
  2240. QETH_DBF_TEXT(TRACE, 4, "defadpcb");
  2241. cmd = (struct qeth_ipa_cmd *) data;
  2242. if (cmd->hdr.return_code == 0)
  2243. cmd->hdr.return_code =
  2244. cmd->data.setadapterparms.hdr.return_code;
  2245. return 0;
  2246. }
  2247. EXPORT_SYMBOL_GPL(qeth_default_setadapterparms_cb);
  2248. static int qeth_query_setadapterparms_cb(struct qeth_card *card,
  2249. struct qeth_reply *reply, unsigned long data)
  2250. {
  2251. struct qeth_ipa_cmd *cmd;
  2252. QETH_DBF_TEXT(TRACE, 3, "quyadpcb");
  2253. cmd = (struct qeth_ipa_cmd *) data;
  2254. if (cmd->data.setadapterparms.data.query_cmds_supp.lan_type & 0x7f)
  2255. card->info.link_type =
  2256. cmd->data.setadapterparms.data.query_cmds_supp.lan_type;
  2257. card->options.adp.supported_funcs =
  2258. cmd->data.setadapterparms.data.query_cmds_supp.supported_cmds;
  2259. return qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2260. }
  2261. struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *card,
  2262. __u32 command, __u32 cmdlen)
  2263. {
  2264. struct qeth_cmd_buffer *iob;
  2265. struct qeth_ipa_cmd *cmd;
  2266. iob = qeth_get_ipacmd_buffer(card, IPA_CMD_SETADAPTERPARMS,
  2267. QETH_PROT_IPV4);
  2268. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  2269. cmd->data.setadapterparms.hdr.cmdlength = cmdlen;
  2270. cmd->data.setadapterparms.hdr.command_code = command;
  2271. cmd->data.setadapterparms.hdr.used_total = 1;
  2272. cmd->data.setadapterparms.hdr.seq_no = 1;
  2273. return iob;
  2274. }
  2275. EXPORT_SYMBOL_GPL(qeth_get_adapter_cmd);
  2276. int qeth_query_setadapterparms(struct qeth_card *card)
  2277. {
  2278. int rc;
  2279. struct qeth_cmd_buffer *iob;
  2280. QETH_DBF_TEXT(TRACE, 3, "queryadp");
  2281. iob = qeth_get_adapter_cmd(card, IPA_SETADP_QUERY_COMMANDS_SUPPORTED,
  2282. sizeof(struct qeth_ipacmd_setadpparms));
  2283. rc = qeth_send_ipa_cmd(card, iob, qeth_query_setadapterparms_cb, NULL);
  2284. return rc;
  2285. }
  2286. EXPORT_SYMBOL_GPL(qeth_query_setadapterparms);
  2287. int qeth_check_qdio_errors(struct qdio_buffer *buf, unsigned int qdio_error,
  2288. const char *dbftext)
  2289. {
  2290. if (qdio_error) {
  2291. QETH_DBF_TEXT(TRACE, 2, dbftext);
  2292. QETH_DBF_TEXT(QERR, 2, dbftext);
  2293. QETH_DBF_TEXT_(QERR, 2, " F15=%02X",
  2294. buf->element[15].flags & 0xff);
  2295. QETH_DBF_TEXT_(QERR, 2, " F14=%02X",
  2296. buf->element[14].flags & 0xff);
  2297. QETH_DBF_TEXT_(QERR, 2, " qerr=%X", qdio_error);
  2298. return 1;
  2299. }
  2300. return 0;
  2301. }
  2302. EXPORT_SYMBOL_GPL(qeth_check_qdio_errors);
  2303. void qeth_queue_input_buffer(struct qeth_card *card, int index)
  2304. {
  2305. struct qeth_qdio_q *queue = card->qdio.in_q;
  2306. int count;
  2307. int i;
  2308. int rc;
  2309. int newcount = 0;
  2310. count = (index < queue->next_buf_to_init)?
  2311. card->qdio.in_buf_pool.buf_count -
  2312. (queue->next_buf_to_init - index) :
  2313. card->qdio.in_buf_pool.buf_count -
  2314. (queue->next_buf_to_init + QDIO_MAX_BUFFERS_PER_Q - index);
  2315. /* only requeue at a certain threshold to avoid SIGAs */
  2316. if (count >= QETH_IN_BUF_REQUEUE_THRESHOLD(card)) {
  2317. for (i = queue->next_buf_to_init;
  2318. i < queue->next_buf_to_init + count; ++i) {
  2319. if (qeth_init_input_buffer(card,
  2320. &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q])) {
  2321. break;
  2322. } else {
  2323. newcount++;
  2324. }
  2325. }
  2326. if (newcount < count) {
  2327. /* we are in memory shortage so we switch back to
  2328. traditional skb allocation and drop packages */
  2329. atomic_set(&card->force_alloc_skb, 3);
  2330. count = newcount;
  2331. } else {
  2332. atomic_add_unless(&card->force_alloc_skb, -1, 0);
  2333. }
  2334. /*
  2335. * according to old code it should be avoided to requeue all
  2336. * 128 buffers in order to benefit from PCI avoidance.
  2337. * this function keeps at least one buffer (the buffer at
  2338. * 'index') un-requeued -> this buffer is the first buffer that
  2339. * will be requeued the next time
  2340. */
  2341. if (card->options.performance_stats) {
  2342. card->perf_stats.inbound_do_qdio_cnt++;
  2343. card->perf_stats.inbound_do_qdio_start_time =
  2344. qeth_get_micros();
  2345. }
  2346. rc = do_QDIO(CARD_DDEV(card), QDIO_FLAG_SYNC_INPUT, 0,
  2347. queue->next_buf_to_init, count);
  2348. if (card->options.performance_stats)
  2349. card->perf_stats.inbound_do_qdio_time +=
  2350. qeth_get_micros() -
  2351. card->perf_stats.inbound_do_qdio_start_time;
  2352. if (rc) {
  2353. PRINT_WARN("qeth_queue_input_buffer's do_QDIO "
  2354. "return %i (device %s).\n",
  2355. rc, CARD_DDEV_ID(card));
  2356. QETH_DBF_TEXT(TRACE, 2, "qinberr");
  2357. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2358. }
  2359. queue->next_buf_to_init = (queue->next_buf_to_init + count) %
  2360. QDIO_MAX_BUFFERS_PER_Q;
  2361. }
  2362. }
  2363. EXPORT_SYMBOL_GPL(qeth_queue_input_buffer);
  2364. static int qeth_handle_send_error(struct qeth_card *card,
  2365. struct qeth_qdio_out_buffer *buffer, unsigned int qdio_err)
  2366. {
  2367. int sbalf15 = buffer->buffer->element[15].flags & 0xff;
  2368. int cc = qdio_err & 3;
  2369. QETH_DBF_TEXT(TRACE, 6, "hdsnderr");
  2370. qeth_check_qdio_errors(buffer->buffer, qdio_err, "qouterr");
  2371. switch (cc) {
  2372. case 0:
  2373. if (qdio_err) {
  2374. QETH_DBF_TEXT(TRACE, 1, "lnkfail");
  2375. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2376. QETH_DBF_TEXT_(TRACE, 1, "%04x %02x",
  2377. (u16)qdio_err, (u8)sbalf15);
  2378. return QETH_SEND_ERROR_LINK_FAILURE;
  2379. }
  2380. return QETH_SEND_ERROR_NONE;
  2381. case 2:
  2382. if (qdio_err & QDIO_ERROR_SIGA_BUSY) {
  2383. QETH_DBF_TEXT(TRACE, 1, "SIGAcc2B");
  2384. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2385. return QETH_SEND_ERROR_KICK_IT;
  2386. }
  2387. if ((sbalf15 >= 15) && (sbalf15 <= 31))
  2388. return QETH_SEND_ERROR_RETRY;
  2389. return QETH_SEND_ERROR_LINK_FAILURE;
  2390. /* look at qdio_error and sbalf 15 */
  2391. case 1:
  2392. QETH_DBF_TEXT(TRACE, 1, "SIGAcc1");
  2393. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2394. return QETH_SEND_ERROR_LINK_FAILURE;
  2395. case 3:
  2396. default:
  2397. QETH_DBF_TEXT(TRACE, 1, "SIGAcc3");
  2398. QETH_DBF_TEXT_(TRACE, 1, "%s", CARD_BUS_ID(card));
  2399. return QETH_SEND_ERROR_KICK_IT;
  2400. }
  2401. }
  2402. /*
  2403. * Switched to packing state if the number of used buffers on a queue
  2404. * reaches a certain limit.
  2405. */
  2406. static void qeth_switch_to_packing_if_needed(struct qeth_qdio_out_q *queue)
  2407. {
  2408. if (!queue->do_pack) {
  2409. if (atomic_read(&queue->used_buffers)
  2410. >= QETH_HIGH_WATERMARK_PACK){
  2411. /* switch non-PACKING -> PACKING */
  2412. QETH_DBF_TEXT(TRACE, 6, "np->pack");
  2413. if (queue->card->options.performance_stats)
  2414. queue->card->perf_stats.sc_dp_p++;
  2415. queue->do_pack = 1;
  2416. }
  2417. }
  2418. }
  2419. /*
  2420. * Switches from packing to non-packing mode. If there is a packing
  2421. * buffer on the queue this buffer will be prepared to be flushed.
  2422. * In that case 1 is returned to inform the caller. If no buffer
  2423. * has to be flushed, zero is returned.
  2424. */
  2425. static int qeth_switch_to_nonpacking_if_needed(struct qeth_qdio_out_q *queue)
  2426. {
  2427. struct qeth_qdio_out_buffer *buffer;
  2428. int flush_count = 0;
  2429. if (queue->do_pack) {
  2430. if (atomic_read(&queue->used_buffers)
  2431. <= QETH_LOW_WATERMARK_PACK) {
  2432. /* switch PACKING -> non-PACKING */
  2433. QETH_DBF_TEXT(TRACE, 6, "pack->np");
  2434. if (queue->card->options.performance_stats)
  2435. queue->card->perf_stats.sc_p_dp++;
  2436. queue->do_pack = 0;
  2437. /* flush packing buffers */
  2438. buffer = &queue->bufs[queue->next_buf_to_fill];
  2439. if ((atomic_read(&buffer->state) ==
  2440. QETH_QDIO_BUF_EMPTY) &&
  2441. (buffer->next_element_to_fill > 0)) {
  2442. atomic_set(&buffer->state,
  2443. QETH_QDIO_BUF_PRIMED);
  2444. flush_count++;
  2445. queue->next_buf_to_fill =
  2446. (queue->next_buf_to_fill + 1) %
  2447. QDIO_MAX_BUFFERS_PER_Q;
  2448. }
  2449. }
  2450. }
  2451. return flush_count;
  2452. }
  2453. /*
  2454. * Called to flush a packing buffer if no more pci flags are on the queue.
  2455. * Checks if there is a packing buffer and prepares it to be flushed.
  2456. * In that case returns 1, otherwise zero.
  2457. */
  2458. static int qeth_flush_buffers_on_no_pci(struct qeth_qdio_out_q *queue)
  2459. {
  2460. struct qeth_qdio_out_buffer *buffer;
  2461. buffer = &queue->bufs[queue->next_buf_to_fill];
  2462. if ((atomic_read(&buffer->state) == QETH_QDIO_BUF_EMPTY) &&
  2463. (buffer->next_element_to_fill > 0)) {
  2464. /* it's a packing buffer */
  2465. atomic_set(&buffer->state, QETH_QDIO_BUF_PRIMED);
  2466. queue->next_buf_to_fill =
  2467. (queue->next_buf_to_fill + 1) % QDIO_MAX_BUFFERS_PER_Q;
  2468. return 1;
  2469. }
  2470. return 0;
  2471. }
  2472. static void qeth_flush_buffers(struct qeth_qdio_out_q *queue, int index,
  2473. int count)
  2474. {
  2475. struct qeth_qdio_out_buffer *buf;
  2476. int rc;
  2477. int i;
  2478. unsigned int qdio_flags;
  2479. for (i = index; i < index + count; ++i) {
  2480. buf = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2481. buf->buffer->element[buf->next_element_to_fill - 1].flags |=
  2482. SBAL_FLAGS_LAST_ENTRY;
  2483. if (queue->card->info.type == QETH_CARD_TYPE_IQD)
  2484. continue;
  2485. if (!queue->do_pack) {
  2486. if ((atomic_read(&queue->used_buffers) >=
  2487. (QETH_HIGH_WATERMARK_PACK -
  2488. QETH_WATERMARK_PACK_FUZZ)) &&
  2489. !atomic_read(&queue->set_pci_flags_count)) {
  2490. /* it's likely that we'll go to packing
  2491. * mode soon */
  2492. atomic_inc(&queue->set_pci_flags_count);
  2493. buf->buffer->element[0].flags |= 0x40;
  2494. }
  2495. } else {
  2496. if (!atomic_read(&queue->set_pci_flags_count)) {
  2497. /*
  2498. * there's no outstanding PCI any more, so we
  2499. * have to request a PCI to be sure the the PCI
  2500. * will wake at some time in the future then we
  2501. * can flush packed buffers that might still be
  2502. * hanging around, which can happen if no
  2503. * further send was requested by the stack
  2504. */
  2505. atomic_inc(&queue->set_pci_flags_count);
  2506. buf->buffer->element[0].flags |= 0x40;
  2507. }
  2508. }
  2509. }
  2510. queue->card->dev->trans_start = jiffies;
  2511. if (queue->card->options.performance_stats) {
  2512. queue->card->perf_stats.outbound_do_qdio_cnt++;
  2513. queue->card->perf_stats.outbound_do_qdio_start_time =
  2514. qeth_get_micros();
  2515. }
  2516. qdio_flags = QDIO_FLAG_SYNC_OUTPUT;
  2517. if (atomic_read(&queue->set_pci_flags_count))
  2518. qdio_flags |= QDIO_FLAG_PCI_OUT;
  2519. rc = do_QDIO(CARD_DDEV(queue->card), qdio_flags,
  2520. queue->queue_no, index, count);
  2521. if (queue->card->options.performance_stats)
  2522. queue->card->perf_stats.outbound_do_qdio_time +=
  2523. qeth_get_micros() -
  2524. queue->card->perf_stats.outbound_do_qdio_start_time;
  2525. if (rc) {
  2526. QETH_DBF_TEXT(TRACE, 2, "flushbuf");
  2527. QETH_DBF_TEXT_(TRACE, 2, " err%d", rc);
  2528. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_DDEV_ID(queue->card));
  2529. queue->card->stats.tx_errors += count;
  2530. /* this must not happen under normal circumstances. if it
  2531. * happens something is really wrong -> recover */
  2532. qeth_schedule_recovery(queue->card);
  2533. return;
  2534. }
  2535. atomic_add(count, &queue->used_buffers);
  2536. if (queue->card->options.performance_stats)
  2537. queue->card->perf_stats.bufs_sent += count;
  2538. }
  2539. static void qeth_check_outbound_queue(struct qeth_qdio_out_q *queue)
  2540. {
  2541. int index;
  2542. int flush_cnt = 0;
  2543. int q_was_packing = 0;
  2544. /*
  2545. * check if weed have to switch to non-packing mode or if
  2546. * we have to get a pci flag out on the queue
  2547. */
  2548. if ((atomic_read(&queue->used_buffers) <= QETH_LOW_WATERMARK_PACK) ||
  2549. !atomic_read(&queue->set_pci_flags_count)) {
  2550. if (atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH) ==
  2551. QETH_OUT_Q_UNLOCKED) {
  2552. /*
  2553. * If we get in here, there was no action in
  2554. * do_send_packet. So, we check if there is a
  2555. * packing buffer to be flushed here.
  2556. */
  2557. netif_stop_queue(queue->card->dev);
  2558. index = queue->next_buf_to_fill;
  2559. q_was_packing = queue->do_pack;
  2560. /* queue->do_pack may change */
  2561. barrier();
  2562. flush_cnt += qeth_switch_to_nonpacking_if_needed(queue);
  2563. if (!flush_cnt &&
  2564. !atomic_read(&queue->set_pci_flags_count))
  2565. flush_cnt +=
  2566. qeth_flush_buffers_on_no_pci(queue);
  2567. if (queue->card->options.performance_stats &&
  2568. q_was_packing)
  2569. queue->card->perf_stats.bufs_sent_pack +=
  2570. flush_cnt;
  2571. if (flush_cnt)
  2572. qeth_flush_buffers(queue, index, flush_cnt);
  2573. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2574. }
  2575. }
  2576. }
  2577. void qeth_qdio_output_handler(struct ccw_device *ccwdev,
  2578. unsigned int qdio_error, int __queue, int first_element,
  2579. int count, unsigned long card_ptr)
  2580. {
  2581. struct qeth_card *card = (struct qeth_card *) card_ptr;
  2582. struct qeth_qdio_out_q *queue = card->qdio.out_qs[__queue];
  2583. struct qeth_qdio_out_buffer *buffer;
  2584. int i;
  2585. QETH_DBF_TEXT(TRACE, 6, "qdouhdl");
  2586. if (qdio_error & QDIO_ERROR_ACTIVATE_CHECK_CONDITION) {
  2587. QETH_DBF_TEXT(TRACE, 2, "achkcond");
  2588. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  2589. netif_stop_queue(card->dev);
  2590. qeth_schedule_recovery(card);
  2591. return;
  2592. }
  2593. if (card->options.performance_stats) {
  2594. card->perf_stats.outbound_handler_cnt++;
  2595. card->perf_stats.outbound_handler_start_time =
  2596. qeth_get_micros();
  2597. }
  2598. for (i = first_element; i < (first_element + count); ++i) {
  2599. buffer = &queue->bufs[i % QDIO_MAX_BUFFERS_PER_Q];
  2600. /*we only handle the KICK_IT error by doing a recovery */
  2601. if (qeth_handle_send_error(card, buffer, qdio_error)
  2602. == QETH_SEND_ERROR_KICK_IT){
  2603. netif_stop_queue(card->dev);
  2604. qeth_schedule_recovery(card);
  2605. return;
  2606. }
  2607. qeth_clear_output_buffer(queue, buffer);
  2608. }
  2609. atomic_sub(count, &queue->used_buffers);
  2610. /* check if we need to do something on this outbound queue */
  2611. if (card->info.type != QETH_CARD_TYPE_IQD)
  2612. qeth_check_outbound_queue(queue);
  2613. netif_wake_queue(queue->card->dev);
  2614. if (card->options.performance_stats)
  2615. card->perf_stats.outbound_handler_time += qeth_get_micros() -
  2616. card->perf_stats.outbound_handler_start_time;
  2617. }
  2618. EXPORT_SYMBOL_GPL(qeth_qdio_output_handler);
  2619. int qeth_get_cast_type(struct qeth_card *card, struct sk_buff *skb)
  2620. {
  2621. int cast_type = RTN_UNSPEC;
  2622. if (card->info.type == QETH_CARD_TYPE_OSN)
  2623. return cast_type;
  2624. if (skb->dst && skb->dst->neighbour) {
  2625. cast_type = skb->dst->neighbour->type;
  2626. if ((cast_type == RTN_BROADCAST) ||
  2627. (cast_type == RTN_MULTICAST) ||
  2628. (cast_type == RTN_ANYCAST))
  2629. return cast_type;
  2630. else
  2631. return RTN_UNSPEC;
  2632. }
  2633. /* try something else */
  2634. if (skb->protocol == ETH_P_IPV6)
  2635. return (skb_network_header(skb)[24] == 0xff) ?
  2636. RTN_MULTICAST : 0;
  2637. else if (skb->protocol == ETH_P_IP)
  2638. return ((skb_network_header(skb)[16] & 0xf0) == 0xe0) ?
  2639. RTN_MULTICAST : 0;
  2640. /* ... */
  2641. if (!memcmp(skb->data, skb->dev->broadcast, 6))
  2642. return RTN_BROADCAST;
  2643. else {
  2644. u16 hdr_mac;
  2645. hdr_mac = *((u16 *)skb->data);
  2646. /* tr multicast? */
  2647. switch (card->info.link_type) {
  2648. case QETH_LINK_TYPE_HSTR:
  2649. case QETH_LINK_TYPE_LANE_TR:
  2650. if ((hdr_mac == QETH_TR_MAC_NC) ||
  2651. (hdr_mac == QETH_TR_MAC_C))
  2652. return RTN_MULTICAST;
  2653. break;
  2654. /* eth or so multicast? */
  2655. default:
  2656. if ((hdr_mac == QETH_ETH_MAC_V4) ||
  2657. (hdr_mac == QETH_ETH_MAC_V6))
  2658. return RTN_MULTICAST;
  2659. }
  2660. }
  2661. return cast_type;
  2662. }
  2663. EXPORT_SYMBOL_GPL(qeth_get_cast_type);
  2664. int qeth_get_priority_queue(struct qeth_card *card, struct sk_buff *skb,
  2665. int ipv, int cast_type)
  2666. {
  2667. if (!ipv && (card->info.type == QETH_CARD_TYPE_OSAE))
  2668. return card->qdio.default_out_queue;
  2669. switch (card->qdio.no_out_queues) {
  2670. case 4:
  2671. if (cast_type && card->info.is_multicast_different)
  2672. return card->info.is_multicast_different &
  2673. (card->qdio.no_out_queues - 1);
  2674. if (card->qdio.do_prio_queueing && (ipv == 4)) {
  2675. const u8 tos = ip_hdr(skb)->tos;
  2676. if (card->qdio.do_prio_queueing ==
  2677. QETH_PRIO_Q_ING_TOS) {
  2678. if (tos & IP_TOS_NOTIMPORTANT)
  2679. return 3;
  2680. if (tos & IP_TOS_HIGHRELIABILITY)
  2681. return 2;
  2682. if (tos & IP_TOS_HIGHTHROUGHPUT)
  2683. return 1;
  2684. if (tos & IP_TOS_LOWDELAY)
  2685. return 0;
  2686. }
  2687. if (card->qdio.do_prio_queueing ==
  2688. QETH_PRIO_Q_ING_PREC)
  2689. return 3 - (tos >> 6);
  2690. } else if (card->qdio.do_prio_queueing && (ipv == 6)) {
  2691. /* TODO: IPv6!!! */
  2692. }
  2693. return card->qdio.default_out_queue;
  2694. case 1: /* fallthrough for single-out-queue 1920-device */
  2695. default:
  2696. return card->qdio.default_out_queue;
  2697. }
  2698. }
  2699. EXPORT_SYMBOL_GPL(qeth_get_priority_queue);
  2700. int qeth_get_elements_no(struct qeth_card *card, void *hdr,
  2701. struct sk_buff *skb, int elems)
  2702. {
  2703. int elements_needed = 0;
  2704. if (skb_shinfo(skb)->nr_frags > 0)
  2705. elements_needed = (skb_shinfo(skb)->nr_frags + 1);
  2706. if (elements_needed == 0)
  2707. elements_needed = 1 + (((((unsigned long) skb->data) %
  2708. PAGE_SIZE) + skb->len) >> PAGE_SHIFT);
  2709. if ((elements_needed + elems) > QETH_MAX_BUFFER_ELEMENTS(card)) {
  2710. QETH_DBF_MESSAGE(2, "Invalid size of IP packet "
  2711. "(Number=%d / Length=%d). Discarded.\n",
  2712. (elements_needed+elems), skb->len);
  2713. return 0;
  2714. }
  2715. return elements_needed;
  2716. }
  2717. EXPORT_SYMBOL_GPL(qeth_get_elements_no);
  2718. static inline void __qeth_fill_buffer(struct sk_buff *skb,
  2719. struct qdio_buffer *buffer, int is_tso, int *next_element_to_fill,
  2720. int offset)
  2721. {
  2722. int length = skb->len - offset;
  2723. int length_here;
  2724. int element;
  2725. char *data;
  2726. int first_lap ;
  2727. element = *next_element_to_fill;
  2728. data = skb->data;
  2729. first_lap = (is_tso == 0 ? 1 : 0);
  2730. if (offset >= 0) {
  2731. data = skb->data + offset;
  2732. first_lap = 0;
  2733. }
  2734. while (length > 0) {
  2735. /* length_here is the remaining amount of data in this page */
  2736. length_here = PAGE_SIZE - ((unsigned long) data % PAGE_SIZE);
  2737. if (length < length_here)
  2738. length_here = length;
  2739. buffer->element[element].addr = data;
  2740. buffer->element[element].length = length_here;
  2741. length -= length_here;
  2742. if (!length) {
  2743. if (first_lap)
  2744. buffer->element[element].flags = 0;
  2745. else
  2746. buffer->element[element].flags =
  2747. SBAL_FLAGS_LAST_FRAG;
  2748. } else {
  2749. if (first_lap)
  2750. buffer->element[element].flags =
  2751. SBAL_FLAGS_FIRST_FRAG;
  2752. else
  2753. buffer->element[element].flags =
  2754. SBAL_FLAGS_MIDDLE_FRAG;
  2755. }
  2756. data += length_here;
  2757. element++;
  2758. first_lap = 0;
  2759. }
  2760. *next_element_to_fill = element;
  2761. }
  2762. static inline int qeth_fill_buffer(struct qeth_qdio_out_q *queue,
  2763. struct qeth_qdio_out_buffer *buf, struct sk_buff *skb,
  2764. struct qeth_hdr *hdr, int offset, int hd_len)
  2765. {
  2766. struct qdio_buffer *buffer;
  2767. int flush_cnt = 0, hdr_len, large_send = 0;
  2768. buffer = buf->buffer;
  2769. atomic_inc(&skb->users);
  2770. skb_queue_tail(&buf->skb_list, skb);
  2771. /*check first on TSO ....*/
  2772. if (hdr->hdr.l3.id == QETH_HEADER_TYPE_TSO) {
  2773. int element = buf->next_element_to_fill;
  2774. hdr_len = sizeof(struct qeth_hdr_tso) +
  2775. ((struct qeth_hdr_tso *)hdr)->ext.dg_hdr_len;
  2776. /*fill first buffer entry only with header information */
  2777. buffer->element[element].addr = skb->data;
  2778. buffer->element[element].length = hdr_len;
  2779. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2780. buf->next_element_to_fill++;
  2781. skb->data += hdr_len;
  2782. skb->len -= hdr_len;
  2783. large_send = 1;
  2784. }
  2785. if (offset >= 0) {
  2786. int element = buf->next_element_to_fill;
  2787. buffer->element[element].addr = hdr;
  2788. buffer->element[element].length = sizeof(struct qeth_hdr) +
  2789. hd_len;
  2790. buffer->element[element].flags = SBAL_FLAGS_FIRST_FRAG;
  2791. buf->is_header[element] = 1;
  2792. buf->next_element_to_fill++;
  2793. }
  2794. if (skb_shinfo(skb)->nr_frags == 0)
  2795. __qeth_fill_buffer(skb, buffer, large_send,
  2796. (int *)&buf->next_element_to_fill, offset);
  2797. else
  2798. __qeth_fill_buffer_frag(skb, buffer, large_send,
  2799. (int *)&buf->next_element_to_fill);
  2800. if (!queue->do_pack) {
  2801. QETH_DBF_TEXT(TRACE, 6, "fillbfnp");
  2802. /* set state to PRIMED -> will be flushed */
  2803. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2804. flush_cnt = 1;
  2805. } else {
  2806. QETH_DBF_TEXT(TRACE, 6, "fillbfpa");
  2807. if (queue->card->options.performance_stats)
  2808. queue->card->perf_stats.skbs_sent_pack++;
  2809. if (buf->next_element_to_fill >=
  2810. QETH_MAX_BUFFER_ELEMENTS(queue->card)) {
  2811. /*
  2812. * packed buffer if full -> set state PRIMED
  2813. * -> will be flushed
  2814. */
  2815. atomic_set(&buf->state, QETH_QDIO_BUF_PRIMED);
  2816. flush_cnt = 1;
  2817. }
  2818. }
  2819. return flush_cnt;
  2820. }
  2821. int qeth_do_send_packet_fast(struct qeth_card *card,
  2822. struct qeth_qdio_out_q *queue, struct sk_buff *skb,
  2823. struct qeth_hdr *hdr, int elements_needed,
  2824. struct qeth_eddp_context *ctx, int offset, int hd_len)
  2825. {
  2826. struct qeth_qdio_out_buffer *buffer;
  2827. int buffers_needed = 0;
  2828. int flush_cnt = 0;
  2829. int index;
  2830. /* spin until we get the queue ... */
  2831. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2832. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2833. /* ... now we've got the queue */
  2834. index = queue->next_buf_to_fill;
  2835. buffer = &queue->bufs[queue->next_buf_to_fill];
  2836. /*
  2837. * check if buffer is empty to make sure that we do not 'overtake'
  2838. * ourselves and try to fill a buffer that is already primed
  2839. */
  2840. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY)
  2841. goto out;
  2842. if (ctx == NULL)
  2843. queue->next_buf_to_fill = (queue->next_buf_to_fill + 1) %
  2844. QDIO_MAX_BUFFERS_PER_Q;
  2845. else {
  2846. buffers_needed = qeth_eddp_check_buffers_for_context(queue,
  2847. ctx);
  2848. if (buffers_needed < 0)
  2849. goto out;
  2850. queue->next_buf_to_fill =
  2851. (queue->next_buf_to_fill + buffers_needed) %
  2852. QDIO_MAX_BUFFERS_PER_Q;
  2853. }
  2854. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2855. if (ctx == NULL) {
  2856. qeth_fill_buffer(queue, buffer, skb, hdr, offset, hd_len);
  2857. qeth_flush_buffers(queue, index, 1);
  2858. } else {
  2859. flush_cnt = qeth_eddp_fill_buffer(queue, ctx, index);
  2860. WARN_ON(buffers_needed != flush_cnt);
  2861. qeth_flush_buffers(queue, index, flush_cnt);
  2862. }
  2863. return 0;
  2864. out:
  2865. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2866. return -EBUSY;
  2867. }
  2868. EXPORT_SYMBOL_GPL(qeth_do_send_packet_fast);
  2869. int qeth_do_send_packet(struct qeth_card *card, struct qeth_qdio_out_q *queue,
  2870. struct sk_buff *skb, struct qeth_hdr *hdr,
  2871. int elements_needed, struct qeth_eddp_context *ctx)
  2872. {
  2873. struct qeth_qdio_out_buffer *buffer;
  2874. int start_index;
  2875. int flush_count = 0;
  2876. int do_pack = 0;
  2877. int tmp;
  2878. int rc = 0;
  2879. /* spin until we get the queue ... */
  2880. while (atomic_cmpxchg(&queue->state, QETH_OUT_Q_UNLOCKED,
  2881. QETH_OUT_Q_LOCKED) != QETH_OUT_Q_UNLOCKED);
  2882. start_index = queue->next_buf_to_fill;
  2883. buffer = &queue->bufs[queue->next_buf_to_fill];
  2884. /*
  2885. * check if buffer is empty to make sure that we do not 'overtake'
  2886. * ourselves and try to fill a buffer that is already primed
  2887. */
  2888. if (atomic_read(&buffer->state) != QETH_QDIO_BUF_EMPTY) {
  2889. atomic_set(&queue->state, QETH_OUT_Q_UNLOCKED);
  2890. return -EBUSY;
  2891. }
  2892. /* check if we need to switch packing state of this queue */
  2893. qeth_switch_to_packing_if_needed(queue);
  2894. if (queue->do_pack) {
  2895. do_pack = 1;
  2896. if (ctx == NULL) {
  2897. /* does packet fit in current buffer? */
  2898. if ((QETH_MAX_BUFFER_ELEMENTS(card) -
  2899. buffer->next_element_to_fill) < elements_needed) {
  2900. /* ... no -> set state PRIMED */
  2901. atomic_set(&buffer->state,
  2902. QETH_QDIO_BUF_PRIMED);
  2903. flush_count++;
  2904. queue->next_buf_to_fill =
  2905. (queue->next_buf_to_fill + 1) %
  2906. QDIO_MAX_BUFFERS_PER_Q;
  2907. buffer = &queue->bufs[queue->next_buf_to_fill];
  2908. /* we did a step forward, so check buffer state
  2909. * again */
  2910. if (atomic_read(&buffer->state) !=
  2911. QETH_QDIO_BUF_EMPTY){
  2912. qeth_flush_buffers(queue, start_index,
  2913. flush_count);
  2914. atomic_set(&queue->state,
  2915. QETH_OUT_Q_UNLOCKED);
  2916. return -EBUSY;
  2917. }
  2918. }
  2919. } else {
  2920. /* check if we have enough elements (including following
  2921. * free buffers) to handle eddp context */
  2922. if (qeth_eddp_check_buffers_for_context(queue, ctx)
  2923. < 0) {
  2924. rc = -EBUSY;
  2925. goto out;
  2926. }
  2927. }
  2928. }
  2929. if (ctx == NULL)
  2930. tmp = qeth_fill_buffer(queue, buffer, skb, hdr, -1, 0);
  2931. else {
  2932. tmp = qeth_eddp_fill_buffer(queue, ctx,
  2933. queue->next_buf_to_fill);
  2934. if (tmp < 0) {
  2935. rc = -EBUSY;
  2936. goto out;
  2937. }
  2938. }
  2939. queue->next_buf_to_fill = (queue->next_buf_to_fill + tmp) %
  2940. QDIO_MAX_BUFFERS_PER_Q;
  2941. flush_count += tmp;
  2942. out:
  2943. if (flush_count)
  2944. qeth_flush_buffers(queue, start_index, flush_count);
  2945. else if (!atomic_read(&queue->set_pci_flags_count))
  2946. atomic_xchg(&queue->state, QETH_OUT_Q_LOCKED_FLUSH);
  2947. /*
  2948. * queue->state will go from LOCKED -> UNLOCKED or from
  2949. * LOCKED_FLUSH -> LOCKED if output_handler wanted to 'notify' us
  2950. * (switch packing state or flush buffer to get another pci flag out).
  2951. * In that case we will enter this loop
  2952. */
  2953. while (atomic_dec_return(&queue->state)) {
  2954. flush_count = 0;
  2955. start_index = queue->next_buf_to_fill;
  2956. /* check if we can go back to non-packing state */
  2957. flush_count += qeth_switch_to_nonpacking_if_needed(queue);
  2958. /*
  2959. * check if we need to flush a packing buffer to get a pci
  2960. * flag out on the queue
  2961. */
  2962. if (!flush_count && !atomic_read(&queue->set_pci_flags_count))
  2963. flush_count += qeth_flush_buffers_on_no_pci(queue);
  2964. if (flush_count)
  2965. qeth_flush_buffers(queue, start_index, flush_count);
  2966. }
  2967. /* at this point the queue is UNLOCKED again */
  2968. if (queue->card->options.performance_stats && do_pack)
  2969. queue->card->perf_stats.bufs_sent_pack += flush_count;
  2970. return rc;
  2971. }
  2972. EXPORT_SYMBOL_GPL(qeth_do_send_packet);
  2973. static int qeth_setadp_promisc_mode_cb(struct qeth_card *card,
  2974. struct qeth_reply *reply, unsigned long data)
  2975. {
  2976. struct qeth_ipa_cmd *cmd;
  2977. struct qeth_ipacmd_setadpparms *setparms;
  2978. QETH_DBF_TEXT(TRACE, 4, "prmadpcb");
  2979. cmd = (struct qeth_ipa_cmd *) data;
  2980. setparms = &(cmd->data.setadapterparms);
  2981. qeth_default_setadapterparms_cb(card, reply, (unsigned long)cmd);
  2982. if (cmd->hdr.return_code) {
  2983. QETH_DBF_TEXT_(TRACE, 4, "prmrc%2.2x", cmd->hdr.return_code);
  2984. setparms->data.mode = SET_PROMISC_MODE_OFF;
  2985. }
  2986. card->info.promisc_mode = setparms->data.mode;
  2987. return 0;
  2988. }
  2989. void qeth_setadp_promisc_mode(struct qeth_card *card)
  2990. {
  2991. enum qeth_ipa_promisc_modes mode;
  2992. struct net_device *dev = card->dev;
  2993. struct qeth_cmd_buffer *iob;
  2994. struct qeth_ipa_cmd *cmd;
  2995. QETH_DBF_TEXT(TRACE, 4, "setprom");
  2996. if (((dev->flags & IFF_PROMISC) &&
  2997. (card->info.promisc_mode == SET_PROMISC_MODE_ON)) ||
  2998. (!(dev->flags & IFF_PROMISC) &&
  2999. (card->info.promisc_mode == SET_PROMISC_MODE_OFF)))
  3000. return;
  3001. mode = SET_PROMISC_MODE_OFF;
  3002. if (dev->flags & IFF_PROMISC)
  3003. mode = SET_PROMISC_MODE_ON;
  3004. QETH_DBF_TEXT_(TRACE, 4, "mode:%x", mode);
  3005. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_PROMISC_MODE,
  3006. sizeof(struct qeth_ipacmd_setadpparms));
  3007. cmd = (struct qeth_ipa_cmd *)(iob->data + IPA_PDU_HEADER_SIZE);
  3008. cmd->data.setadapterparms.data.mode = mode;
  3009. qeth_send_ipa_cmd(card, iob, qeth_setadp_promisc_mode_cb, NULL);
  3010. }
  3011. EXPORT_SYMBOL_GPL(qeth_setadp_promisc_mode);
  3012. int qeth_change_mtu(struct net_device *dev, int new_mtu)
  3013. {
  3014. struct qeth_card *card;
  3015. char dbf_text[15];
  3016. card = dev->ml_priv;
  3017. QETH_DBF_TEXT(TRACE, 4, "chgmtu");
  3018. sprintf(dbf_text, "%8x", new_mtu);
  3019. QETH_DBF_TEXT(TRACE, 4, dbf_text);
  3020. if (new_mtu < 64)
  3021. return -EINVAL;
  3022. if (new_mtu > 65535)
  3023. return -EINVAL;
  3024. if ((!qeth_is_supported(card, IPA_IP_FRAGMENTATION)) &&
  3025. (!qeth_mtu_is_valid(card, new_mtu)))
  3026. return -EINVAL;
  3027. dev->mtu = new_mtu;
  3028. return 0;
  3029. }
  3030. EXPORT_SYMBOL_GPL(qeth_change_mtu);
  3031. struct net_device_stats *qeth_get_stats(struct net_device *dev)
  3032. {
  3033. struct qeth_card *card;
  3034. card = dev->ml_priv;
  3035. QETH_DBF_TEXT(TRACE, 5, "getstat");
  3036. return &card->stats;
  3037. }
  3038. EXPORT_SYMBOL_GPL(qeth_get_stats);
  3039. static int qeth_setadpparms_change_macaddr_cb(struct qeth_card *card,
  3040. struct qeth_reply *reply, unsigned long data)
  3041. {
  3042. struct qeth_ipa_cmd *cmd;
  3043. QETH_DBF_TEXT(TRACE, 4, "chgmaccb");
  3044. cmd = (struct qeth_ipa_cmd *) data;
  3045. if (!card->options.layer2 ||
  3046. !(card->info.mac_bits & QETH_LAYER2_MAC_READ)) {
  3047. memcpy(card->dev->dev_addr,
  3048. &cmd->data.setadapterparms.data.change_addr.addr,
  3049. OSA_ADDR_LEN);
  3050. card->info.mac_bits |= QETH_LAYER2_MAC_READ;
  3051. }
  3052. qeth_default_setadapterparms_cb(card, reply, (unsigned long) cmd);
  3053. return 0;
  3054. }
  3055. int qeth_setadpparms_change_macaddr(struct qeth_card *card)
  3056. {
  3057. int rc;
  3058. struct qeth_cmd_buffer *iob;
  3059. struct qeth_ipa_cmd *cmd;
  3060. QETH_DBF_TEXT(TRACE, 4, "chgmac");
  3061. iob = qeth_get_adapter_cmd(card, IPA_SETADP_ALTER_MAC_ADDRESS,
  3062. sizeof(struct qeth_ipacmd_setadpparms));
  3063. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3064. cmd->data.setadapterparms.data.change_addr.cmd = CHANGE_ADDR_READ_MAC;
  3065. cmd->data.setadapterparms.data.change_addr.addr_size = OSA_ADDR_LEN;
  3066. memcpy(&cmd->data.setadapterparms.data.change_addr.addr,
  3067. card->dev->dev_addr, OSA_ADDR_LEN);
  3068. rc = qeth_send_ipa_cmd(card, iob, qeth_setadpparms_change_macaddr_cb,
  3069. NULL);
  3070. return rc;
  3071. }
  3072. EXPORT_SYMBOL_GPL(qeth_setadpparms_change_macaddr);
  3073. void qeth_tx_timeout(struct net_device *dev)
  3074. {
  3075. struct qeth_card *card;
  3076. card = dev->ml_priv;
  3077. card->stats.tx_errors++;
  3078. qeth_schedule_recovery(card);
  3079. }
  3080. EXPORT_SYMBOL_GPL(qeth_tx_timeout);
  3081. int qeth_mdio_read(struct net_device *dev, int phy_id, int regnum)
  3082. {
  3083. struct qeth_card *card = dev->ml_priv;
  3084. int rc = 0;
  3085. switch (regnum) {
  3086. case MII_BMCR: /* Basic mode control register */
  3087. rc = BMCR_FULLDPLX;
  3088. if ((card->info.link_type != QETH_LINK_TYPE_GBIT_ETH) &&
  3089. (card->info.link_type != QETH_LINK_TYPE_OSN) &&
  3090. (card->info.link_type != QETH_LINK_TYPE_10GBIT_ETH))
  3091. rc |= BMCR_SPEED100;
  3092. break;
  3093. case MII_BMSR: /* Basic mode status register */
  3094. rc = BMSR_ERCAP | BMSR_ANEGCOMPLETE | BMSR_LSTATUS |
  3095. BMSR_10HALF | BMSR_10FULL | BMSR_100HALF | BMSR_100FULL |
  3096. BMSR_100BASE4;
  3097. break;
  3098. case MII_PHYSID1: /* PHYS ID 1 */
  3099. rc = (dev->dev_addr[0] << 16) | (dev->dev_addr[1] << 8) |
  3100. dev->dev_addr[2];
  3101. rc = (rc >> 5) & 0xFFFF;
  3102. break;
  3103. case MII_PHYSID2: /* PHYS ID 2 */
  3104. rc = (dev->dev_addr[2] << 10) & 0xFFFF;
  3105. break;
  3106. case MII_ADVERTISE: /* Advertisement control reg */
  3107. rc = ADVERTISE_ALL;
  3108. break;
  3109. case MII_LPA: /* Link partner ability reg */
  3110. rc = LPA_10HALF | LPA_10FULL | LPA_100HALF | LPA_100FULL |
  3111. LPA_100BASE4 | LPA_LPACK;
  3112. break;
  3113. case MII_EXPANSION: /* Expansion register */
  3114. break;
  3115. case MII_DCOUNTER: /* disconnect counter */
  3116. break;
  3117. case MII_FCSCOUNTER: /* false carrier counter */
  3118. break;
  3119. case MII_NWAYTEST: /* N-way auto-neg test register */
  3120. break;
  3121. case MII_RERRCOUNTER: /* rx error counter */
  3122. rc = card->stats.rx_errors;
  3123. break;
  3124. case MII_SREVISION: /* silicon revision */
  3125. break;
  3126. case MII_RESV1: /* reserved 1 */
  3127. break;
  3128. case MII_LBRERROR: /* loopback, rx, bypass error */
  3129. break;
  3130. case MII_PHYADDR: /* physical address */
  3131. break;
  3132. case MII_RESV2: /* reserved 2 */
  3133. break;
  3134. case MII_TPISTATUS: /* TPI status for 10mbps */
  3135. break;
  3136. case MII_NCONFIG: /* network interface config */
  3137. break;
  3138. default:
  3139. break;
  3140. }
  3141. return rc;
  3142. }
  3143. EXPORT_SYMBOL_GPL(qeth_mdio_read);
  3144. static int qeth_send_ipa_snmp_cmd(struct qeth_card *card,
  3145. struct qeth_cmd_buffer *iob, int len,
  3146. int (*reply_cb)(struct qeth_card *, struct qeth_reply *,
  3147. unsigned long),
  3148. void *reply_param)
  3149. {
  3150. u16 s1, s2;
  3151. QETH_DBF_TEXT(TRACE, 4, "sendsnmp");
  3152. memcpy(iob->data, IPA_PDU_HEADER, IPA_PDU_HEADER_SIZE);
  3153. memcpy(QETH_IPA_CMD_DEST_ADDR(iob->data),
  3154. &card->token.ulp_connection_r, QETH_MPC_TOKEN_LENGTH);
  3155. /* adjust PDU length fields in IPA_PDU_HEADER */
  3156. s1 = (u32) IPA_PDU_HEADER_SIZE + len;
  3157. s2 = (u32) len;
  3158. memcpy(QETH_IPA_PDU_LEN_TOTAL(iob->data), &s1, 2);
  3159. memcpy(QETH_IPA_PDU_LEN_PDU1(iob->data), &s2, 2);
  3160. memcpy(QETH_IPA_PDU_LEN_PDU2(iob->data), &s2, 2);
  3161. memcpy(QETH_IPA_PDU_LEN_PDU3(iob->data), &s2, 2);
  3162. return qeth_send_control_data(card, IPA_PDU_HEADER_SIZE + len, iob,
  3163. reply_cb, reply_param);
  3164. }
  3165. static int qeth_snmp_command_cb(struct qeth_card *card,
  3166. struct qeth_reply *reply, unsigned long sdata)
  3167. {
  3168. struct qeth_ipa_cmd *cmd;
  3169. struct qeth_arp_query_info *qinfo;
  3170. struct qeth_snmp_cmd *snmp;
  3171. unsigned char *data;
  3172. __u16 data_len;
  3173. QETH_DBF_TEXT(TRACE, 3, "snpcmdcb");
  3174. cmd = (struct qeth_ipa_cmd *) sdata;
  3175. data = (unsigned char *)((char *)cmd - reply->offset);
  3176. qinfo = (struct qeth_arp_query_info *) reply->param;
  3177. snmp = &cmd->data.setadapterparms.data.snmp;
  3178. if (cmd->hdr.return_code) {
  3179. QETH_DBF_TEXT_(TRACE, 4, "scer1%i", cmd->hdr.return_code);
  3180. return 0;
  3181. }
  3182. if (cmd->data.setadapterparms.hdr.return_code) {
  3183. cmd->hdr.return_code =
  3184. cmd->data.setadapterparms.hdr.return_code;
  3185. QETH_DBF_TEXT_(TRACE, 4, "scer2%i", cmd->hdr.return_code);
  3186. return 0;
  3187. }
  3188. data_len = *((__u16 *)QETH_IPA_PDU_LEN_PDU1(data));
  3189. if (cmd->data.setadapterparms.hdr.seq_no == 1)
  3190. data_len -= (__u16)((char *)&snmp->data - (char *)cmd);
  3191. else
  3192. data_len -= (__u16)((char *)&snmp->request - (char *)cmd);
  3193. /* check if there is enough room in userspace */
  3194. if ((qinfo->udata_len - qinfo->udata_offset) < data_len) {
  3195. QETH_DBF_TEXT_(TRACE, 4, "scer3%i", -ENOMEM);
  3196. cmd->hdr.return_code = -ENOMEM;
  3197. return 0;
  3198. }
  3199. QETH_DBF_TEXT_(TRACE, 4, "snore%i",
  3200. cmd->data.setadapterparms.hdr.used_total);
  3201. QETH_DBF_TEXT_(TRACE, 4, "sseqn%i",
  3202. cmd->data.setadapterparms.hdr.seq_no);
  3203. /*copy entries to user buffer*/
  3204. if (cmd->data.setadapterparms.hdr.seq_no == 1) {
  3205. memcpy(qinfo->udata + qinfo->udata_offset,
  3206. (char *)snmp,
  3207. data_len + offsetof(struct qeth_snmp_cmd, data));
  3208. qinfo->udata_offset += offsetof(struct qeth_snmp_cmd, data);
  3209. } else {
  3210. memcpy(qinfo->udata + qinfo->udata_offset,
  3211. (char *)&snmp->request, data_len);
  3212. }
  3213. qinfo->udata_offset += data_len;
  3214. /* check if all replies received ... */
  3215. QETH_DBF_TEXT_(TRACE, 4, "srtot%i",
  3216. cmd->data.setadapterparms.hdr.used_total);
  3217. QETH_DBF_TEXT_(TRACE, 4, "srseq%i",
  3218. cmd->data.setadapterparms.hdr.seq_no);
  3219. if (cmd->data.setadapterparms.hdr.seq_no <
  3220. cmd->data.setadapterparms.hdr.used_total)
  3221. return 1;
  3222. return 0;
  3223. }
  3224. int qeth_snmp_command(struct qeth_card *card, char __user *udata)
  3225. {
  3226. struct qeth_cmd_buffer *iob;
  3227. struct qeth_ipa_cmd *cmd;
  3228. struct qeth_snmp_ureq *ureq;
  3229. int req_len;
  3230. struct qeth_arp_query_info qinfo = {0, };
  3231. int rc = 0;
  3232. QETH_DBF_TEXT(TRACE, 3, "snmpcmd");
  3233. if (card->info.guestlan)
  3234. return -EOPNOTSUPP;
  3235. if ((!qeth_adp_supported(card, IPA_SETADP_SET_SNMP_CONTROL)) &&
  3236. (!card->options.layer2)) {
  3237. return -EOPNOTSUPP;
  3238. }
  3239. /* skip 4 bytes (data_len struct member) to get req_len */
  3240. if (copy_from_user(&req_len, udata + sizeof(int), sizeof(int)))
  3241. return -EFAULT;
  3242. ureq = kmalloc(req_len+sizeof(struct qeth_snmp_ureq_hdr), GFP_KERNEL);
  3243. if (!ureq) {
  3244. QETH_DBF_TEXT(TRACE, 2, "snmpnome");
  3245. return -ENOMEM;
  3246. }
  3247. if (copy_from_user(ureq, udata,
  3248. req_len + sizeof(struct qeth_snmp_ureq_hdr))) {
  3249. kfree(ureq);
  3250. return -EFAULT;
  3251. }
  3252. qinfo.udata_len = ureq->hdr.data_len;
  3253. qinfo.udata = kzalloc(qinfo.udata_len, GFP_KERNEL);
  3254. if (!qinfo.udata) {
  3255. kfree(ureq);
  3256. return -ENOMEM;
  3257. }
  3258. qinfo.udata_offset = sizeof(struct qeth_snmp_ureq_hdr);
  3259. iob = qeth_get_adapter_cmd(card, IPA_SETADP_SET_SNMP_CONTROL,
  3260. QETH_SNMP_SETADP_CMDLENGTH + req_len);
  3261. cmd = (struct qeth_ipa_cmd *)(iob->data+IPA_PDU_HEADER_SIZE);
  3262. memcpy(&cmd->data.setadapterparms.data.snmp, &ureq->cmd, req_len);
  3263. rc = qeth_send_ipa_snmp_cmd(card, iob, QETH_SETADP_BASE_LEN + req_len,
  3264. qeth_snmp_command_cb, (void *)&qinfo);
  3265. if (rc)
  3266. QETH_DBF_MESSAGE(2, "SNMP command failed on %s: (0x%x)\n",
  3267. QETH_CARD_IFNAME(card), rc);
  3268. else {
  3269. if (copy_to_user(udata, qinfo.udata, qinfo.udata_len))
  3270. rc = -EFAULT;
  3271. }
  3272. kfree(ureq);
  3273. kfree(qinfo.udata);
  3274. return rc;
  3275. }
  3276. EXPORT_SYMBOL_GPL(qeth_snmp_command);
  3277. static inline int qeth_get_qdio_q_format(struct qeth_card *card)
  3278. {
  3279. switch (card->info.type) {
  3280. case QETH_CARD_TYPE_IQD:
  3281. return 2;
  3282. default:
  3283. return 0;
  3284. }
  3285. }
  3286. static int qeth_qdio_establish(struct qeth_card *card)
  3287. {
  3288. struct qdio_initialize init_data;
  3289. char *qib_param_field;
  3290. struct qdio_buffer **in_sbal_ptrs;
  3291. struct qdio_buffer **out_sbal_ptrs;
  3292. int i, j, k;
  3293. int rc = 0;
  3294. QETH_DBF_TEXT(SETUP, 2, "qdioest");
  3295. qib_param_field = kzalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(char),
  3296. GFP_KERNEL);
  3297. if (!qib_param_field)
  3298. return -ENOMEM;
  3299. qeth_create_qib_param_field(card, qib_param_field);
  3300. qeth_create_qib_param_field_blkt(card, qib_param_field);
  3301. in_sbal_ptrs = kmalloc(QDIO_MAX_BUFFERS_PER_Q * sizeof(void *),
  3302. GFP_KERNEL);
  3303. if (!in_sbal_ptrs) {
  3304. kfree(qib_param_field);
  3305. return -ENOMEM;
  3306. }
  3307. for (i = 0; i < QDIO_MAX_BUFFERS_PER_Q; ++i)
  3308. in_sbal_ptrs[i] = (struct qdio_buffer *)
  3309. virt_to_phys(card->qdio.in_q->bufs[i].buffer);
  3310. out_sbal_ptrs =
  3311. kmalloc(card->qdio.no_out_queues * QDIO_MAX_BUFFERS_PER_Q *
  3312. sizeof(void *), GFP_KERNEL);
  3313. if (!out_sbal_ptrs) {
  3314. kfree(in_sbal_ptrs);
  3315. kfree(qib_param_field);
  3316. return -ENOMEM;
  3317. }
  3318. for (i = 0, k = 0; i < card->qdio.no_out_queues; ++i)
  3319. for (j = 0; j < QDIO_MAX_BUFFERS_PER_Q; ++j, ++k) {
  3320. out_sbal_ptrs[k] = (struct qdio_buffer *)virt_to_phys(
  3321. card->qdio.out_qs[i]->bufs[j].buffer);
  3322. }
  3323. memset(&init_data, 0, sizeof(struct qdio_initialize));
  3324. init_data.cdev = CARD_DDEV(card);
  3325. init_data.q_format = qeth_get_qdio_q_format(card);
  3326. init_data.qib_param_field_format = 0;
  3327. init_data.qib_param_field = qib_param_field;
  3328. init_data.no_input_qs = 1;
  3329. init_data.no_output_qs = card->qdio.no_out_queues;
  3330. init_data.input_handler = card->discipline.input_handler;
  3331. init_data.output_handler = card->discipline.output_handler;
  3332. init_data.int_parm = (unsigned long) card;
  3333. init_data.flags = QDIO_INBOUND_0COPY_SBALS |
  3334. QDIO_OUTBOUND_0COPY_SBALS |
  3335. QDIO_USE_OUTBOUND_PCIS;
  3336. init_data.input_sbal_addr_array = (void **) in_sbal_ptrs;
  3337. init_data.output_sbal_addr_array = (void **) out_sbal_ptrs;
  3338. if (atomic_cmpxchg(&card->qdio.state, QETH_QDIO_ALLOCATED,
  3339. QETH_QDIO_ESTABLISHED) == QETH_QDIO_ALLOCATED) {
  3340. rc = qdio_initialize(&init_data);
  3341. if (rc)
  3342. atomic_set(&card->qdio.state, QETH_QDIO_ALLOCATED);
  3343. }
  3344. kfree(out_sbal_ptrs);
  3345. kfree(in_sbal_ptrs);
  3346. kfree(qib_param_field);
  3347. return rc;
  3348. }
  3349. static void qeth_core_free_card(struct qeth_card *card)
  3350. {
  3351. QETH_DBF_TEXT(SETUP, 2, "freecrd");
  3352. QETH_DBF_HEX(SETUP, 2, &card, sizeof(void *));
  3353. qeth_clean_channel(&card->read);
  3354. qeth_clean_channel(&card->write);
  3355. if (card->dev)
  3356. free_netdev(card->dev);
  3357. kfree(card->ip_tbd_list);
  3358. qeth_free_qdio_buffers(card);
  3359. kfree(card);
  3360. }
  3361. static struct ccw_device_id qeth_ids[] = {
  3362. {CCW_DEVICE(0x1731, 0x01), .driver_info = QETH_CARD_TYPE_OSAE},
  3363. {CCW_DEVICE(0x1731, 0x05), .driver_info = QETH_CARD_TYPE_IQD},
  3364. {CCW_DEVICE(0x1731, 0x06), .driver_info = QETH_CARD_TYPE_OSN},
  3365. {},
  3366. };
  3367. MODULE_DEVICE_TABLE(ccw, qeth_ids);
  3368. static struct ccw_driver qeth_ccw_driver = {
  3369. .name = "qeth",
  3370. .ids = qeth_ids,
  3371. .probe = ccwgroup_probe_ccwdev,
  3372. .remove = ccwgroup_remove_ccwdev,
  3373. };
  3374. static int qeth_core_driver_group(const char *buf, struct device *root_dev,
  3375. unsigned long driver_id)
  3376. {
  3377. return ccwgroup_create_from_string(root_dev, driver_id,
  3378. &qeth_ccw_driver, 3, buf);
  3379. }
  3380. int qeth_core_hardsetup_card(struct qeth_card *card)
  3381. {
  3382. struct qdio_ssqd_desc *qdio_ssqd;
  3383. int retries = 3;
  3384. int mpno = 0;
  3385. int rc;
  3386. QETH_DBF_TEXT(SETUP, 2, "hrdsetup");
  3387. atomic_set(&card->force_alloc_skb, 0);
  3388. retry:
  3389. if (retries < 3) {
  3390. PRINT_WARN("Retrying to do IDX activates.\n");
  3391. ccw_device_set_offline(CARD_DDEV(card));
  3392. ccw_device_set_offline(CARD_WDEV(card));
  3393. ccw_device_set_offline(CARD_RDEV(card));
  3394. ccw_device_set_online(CARD_RDEV(card));
  3395. ccw_device_set_online(CARD_WDEV(card));
  3396. ccw_device_set_online(CARD_DDEV(card));
  3397. }
  3398. rc = qeth_qdio_clear_card(card, card->info.type != QETH_CARD_TYPE_IQD);
  3399. if (rc == -ERESTARTSYS) {
  3400. QETH_DBF_TEXT(SETUP, 2, "break1");
  3401. return rc;
  3402. } else if (rc) {
  3403. QETH_DBF_TEXT_(SETUP, 2, "1err%d", rc);
  3404. if (--retries < 0)
  3405. goto out;
  3406. else
  3407. goto retry;
  3408. }
  3409. rc = qeth_get_unitaddr(card);
  3410. if (rc) {
  3411. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3412. return rc;
  3413. }
  3414. qdio_ssqd = qdio_get_ssqd_desc(CARD_DDEV(card));
  3415. if (qdio_ssqd)
  3416. mpno = qdio_ssqd->pcnt;
  3417. if (mpno)
  3418. mpno = min(mpno - 1, QETH_MAX_PORTNO);
  3419. if (card->info.portno > mpno) {
  3420. QETH_DBF_MESSAGE(2, "Device %s does not offer port number %d"
  3421. "\n.", CARD_BUS_ID(card), card->info.portno);
  3422. rc = -ENODEV;
  3423. goto out;
  3424. }
  3425. qeth_init_tokens(card);
  3426. qeth_init_func_level(card);
  3427. rc = qeth_idx_activate_channel(&card->read, qeth_idx_read_cb);
  3428. if (rc == -ERESTARTSYS) {
  3429. QETH_DBF_TEXT(SETUP, 2, "break2");
  3430. return rc;
  3431. } else if (rc) {
  3432. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3433. if (--retries < 0)
  3434. goto out;
  3435. else
  3436. goto retry;
  3437. }
  3438. rc = qeth_idx_activate_channel(&card->write, qeth_idx_write_cb);
  3439. if (rc == -ERESTARTSYS) {
  3440. QETH_DBF_TEXT(SETUP, 2, "break3");
  3441. return rc;
  3442. } else if (rc) {
  3443. QETH_DBF_TEXT_(SETUP, 2, "4err%d", rc);
  3444. if (--retries < 0)
  3445. goto out;
  3446. else
  3447. goto retry;
  3448. }
  3449. rc = qeth_mpc_initialize(card);
  3450. if (rc) {
  3451. QETH_DBF_TEXT_(SETUP, 2, "5err%d", rc);
  3452. goto out;
  3453. }
  3454. return 0;
  3455. out:
  3456. PRINT_ERR("Initialization in hardsetup failed! rc=%d\n", rc);
  3457. return rc;
  3458. }
  3459. EXPORT_SYMBOL_GPL(qeth_core_hardsetup_card);
  3460. static inline int qeth_create_skb_frag(struct qdio_buffer_element *element,
  3461. struct sk_buff **pskb, int offset, int *pfrag, int data_len)
  3462. {
  3463. struct page *page = virt_to_page(element->addr);
  3464. if (*pskb == NULL) {
  3465. /* the upper protocol layers assume that there is data in the
  3466. * skb itself. Copy a small amount (64 bytes) to make them
  3467. * happy. */
  3468. *pskb = dev_alloc_skb(64 + ETH_HLEN);
  3469. if (!(*pskb))
  3470. return -ENOMEM;
  3471. skb_reserve(*pskb, ETH_HLEN);
  3472. if (data_len <= 64) {
  3473. memcpy(skb_put(*pskb, data_len), element->addr + offset,
  3474. data_len);
  3475. } else {
  3476. get_page(page);
  3477. memcpy(skb_put(*pskb, 64), element->addr + offset, 64);
  3478. skb_fill_page_desc(*pskb, *pfrag, page, offset + 64,
  3479. data_len - 64);
  3480. (*pskb)->data_len += data_len - 64;
  3481. (*pskb)->len += data_len - 64;
  3482. (*pskb)->truesize += data_len - 64;
  3483. (*pfrag)++;
  3484. }
  3485. } else {
  3486. get_page(page);
  3487. skb_fill_page_desc(*pskb, *pfrag, page, offset, data_len);
  3488. (*pskb)->data_len += data_len;
  3489. (*pskb)->len += data_len;
  3490. (*pskb)->truesize += data_len;
  3491. (*pfrag)++;
  3492. }
  3493. return 0;
  3494. }
  3495. struct sk_buff *qeth_core_get_next_skb(struct qeth_card *card,
  3496. struct qdio_buffer *buffer,
  3497. struct qdio_buffer_element **__element, int *__offset,
  3498. struct qeth_hdr **hdr)
  3499. {
  3500. struct qdio_buffer_element *element = *__element;
  3501. int offset = *__offset;
  3502. struct sk_buff *skb = NULL;
  3503. int skb_len;
  3504. void *data_ptr;
  3505. int data_len;
  3506. int headroom = 0;
  3507. int use_rx_sg = 0;
  3508. int frag = 0;
  3509. /* qeth_hdr must not cross element boundaries */
  3510. if (element->length < offset + sizeof(struct qeth_hdr)) {
  3511. if (qeth_is_last_sbale(element))
  3512. return NULL;
  3513. element++;
  3514. offset = 0;
  3515. if (element->length < sizeof(struct qeth_hdr))
  3516. return NULL;
  3517. }
  3518. *hdr = element->addr + offset;
  3519. offset += sizeof(struct qeth_hdr);
  3520. if (card->options.layer2) {
  3521. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3522. skb_len = (*hdr)->hdr.osn.pdu_length;
  3523. headroom = sizeof(struct qeth_hdr);
  3524. } else {
  3525. skb_len = (*hdr)->hdr.l2.pkt_length;
  3526. }
  3527. } else {
  3528. skb_len = (*hdr)->hdr.l3.length;
  3529. if ((card->info.link_type == QETH_LINK_TYPE_LANE_TR) ||
  3530. (card->info.link_type == QETH_LINK_TYPE_HSTR))
  3531. headroom = TR_HLEN;
  3532. else
  3533. headroom = ETH_HLEN;
  3534. }
  3535. if (!skb_len)
  3536. return NULL;
  3537. if ((skb_len >= card->options.rx_sg_cb) &&
  3538. (!(card->info.type == QETH_CARD_TYPE_OSN)) &&
  3539. (!atomic_read(&card->force_alloc_skb))) {
  3540. use_rx_sg = 1;
  3541. } else {
  3542. skb = dev_alloc_skb(skb_len + headroom);
  3543. if (!skb)
  3544. goto no_mem;
  3545. if (headroom)
  3546. skb_reserve(skb, headroom);
  3547. }
  3548. data_ptr = element->addr + offset;
  3549. while (skb_len) {
  3550. data_len = min(skb_len, (int)(element->length - offset));
  3551. if (data_len) {
  3552. if (use_rx_sg) {
  3553. if (qeth_create_skb_frag(element, &skb, offset,
  3554. &frag, data_len))
  3555. goto no_mem;
  3556. } else {
  3557. memcpy(skb_put(skb, data_len), data_ptr,
  3558. data_len);
  3559. }
  3560. }
  3561. skb_len -= data_len;
  3562. if (skb_len) {
  3563. if (qeth_is_last_sbale(element)) {
  3564. QETH_DBF_TEXT(TRACE, 4, "unexeob");
  3565. QETH_DBF_TEXT_(TRACE, 4, "%s",
  3566. CARD_BUS_ID(card));
  3567. QETH_DBF_TEXT(QERR, 2, "unexeob");
  3568. QETH_DBF_TEXT_(QERR, 2, "%s",
  3569. CARD_BUS_ID(card));
  3570. QETH_DBF_HEX(MISC, 4, buffer, sizeof(*buffer));
  3571. dev_kfree_skb_any(skb);
  3572. card->stats.rx_errors++;
  3573. return NULL;
  3574. }
  3575. element++;
  3576. offset = 0;
  3577. data_ptr = element->addr;
  3578. } else {
  3579. offset += data_len;
  3580. }
  3581. }
  3582. *__element = element;
  3583. *__offset = offset;
  3584. if (use_rx_sg && card->options.performance_stats) {
  3585. card->perf_stats.sg_skbs_rx++;
  3586. card->perf_stats.sg_frags_rx += skb_shinfo(skb)->nr_frags;
  3587. }
  3588. return skb;
  3589. no_mem:
  3590. if (net_ratelimit()) {
  3591. QETH_DBF_TEXT(TRACE, 2, "noskbmem");
  3592. QETH_DBF_TEXT_(TRACE, 2, "%s", CARD_BUS_ID(card));
  3593. }
  3594. card->stats.rx_dropped++;
  3595. return NULL;
  3596. }
  3597. EXPORT_SYMBOL_GPL(qeth_core_get_next_skb);
  3598. static void qeth_unregister_dbf_views(void)
  3599. {
  3600. int x;
  3601. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3602. debug_unregister(qeth_dbf[x].id);
  3603. qeth_dbf[x].id = NULL;
  3604. }
  3605. }
  3606. void qeth_dbf_longtext(enum qeth_dbf_names dbf_nix, int level, char *fmt, ...)
  3607. {
  3608. char dbf_txt_buf[32];
  3609. va_list args;
  3610. if (level > (qeth_dbf[dbf_nix].id)->level)
  3611. return;
  3612. va_start(args, fmt);
  3613. vsnprintf(dbf_txt_buf, sizeof(dbf_txt_buf), fmt, args);
  3614. va_end(args);
  3615. debug_text_event(qeth_dbf[dbf_nix].id, level, dbf_txt_buf);
  3616. }
  3617. EXPORT_SYMBOL_GPL(qeth_dbf_longtext);
  3618. static int qeth_register_dbf_views(void)
  3619. {
  3620. int ret;
  3621. int x;
  3622. for (x = 0; x < QETH_DBF_INFOS; x++) {
  3623. /* register the areas */
  3624. qeth_dbf[x].id = debug_register(qeth_dbf[x].name,
  3625. qeth_dbf[x].pages,
  3626. qeth_dbf[x].areas,
  3627. qeth_dbf[x].len);
  3628. if (qeth_dbf[x].id == NULL) {
  3629. qeth_unregister_dbf_views();
  3630. return -ENOMEM;
  3631. }
  3632. /* register a view */
  3633. ret = debug_register_view(qeth_dbf[x].id, qeth_dbf[x].view);
  3634. if (ret) {
  3635. qeth_unregister_dbf_views();
  3636. return ret;
  3637. }
  3638. /* set a passing level */
  3639. debug_set_level(qeth_dbf[x].id, qeth_dbf[x].level);
  3640. }
  3641. return 0;
  3642. }
  3643. int qeth_core_load_discipline(struct qeth_card *card,
  3644. enum qeth_discipline_id discipline)
  3645. {
  3646. int rc = 0;
  3647. switch (discipline) {
  3648. case QETH_DISCIPLINE_LAYER3:
  3649. card->discipline.ccwgdriver = try_then_request_module(
  3650. symbol_get(qeth_l3_ccwgroup_driver),
  3651. "qeth_l3");
  3652. break;
  3653. case QETH_DISCIPLINE_LAYER2:
  3654. card->discipline.ccwgdriver = try_then_request_module(
  3655. symbol_get(qeth_l2_ccwgroup_driver),
  3656. "qeth_l2");
  3657. break;
  3658. }
  3659. if (!card->discipline.ccwgdriver) {
  3660. PRINT_ERR("Support for discipline %d not present\n",
  3661. discipline);
  3662. rc = -EINVAL;
  3663. }
  3664. return rc;
  3665. }
  3666. void qeth_core_free_discipline(struct qeth_card *card)
  3667. {
  3668. if (card->options.layer2)
  3669. symbol_put(qeth_l2_ccwgroup_driver);
  3670. else
  3671. symbol_put(qeth_l3_ccwgroup_driver);
  3672. card->discipline.ccwgdriver = NULL;
  3673. }
  3674. static int qeth_core_probe_device(struct ccwgroup_device *gdev)
  3675. {
  3676. struct qeth_card *card;
  3677. struct device *dev;
  3678. int rc;
  3679. unsigned long flags;
  3680. QETH_DBF_TEXT(SETUP, 2, "probedev");
  3681. dev = &gdev->dev;
  3682. if (!get_device(dev))
  3683. return -ENODEV;
  3684. QETH_DBF_TEXT_(SETUP, 2, "%s", dev_name(&gdev->dev));
  3685. card = qeth_alloc_card();
  3686. if (!card) {
  3687. QETH_DBF_TEXT_(SETUP, 2, "1err%d", -ENOMEM);
  3688. rc = -ENOMEM;
  3689. goto err_dev;
  3690. }
  3691. card->read.ccwdev = gdev->cdev[0];
  3692. card->write.ccwdev = gdev->cdev[1];
  3693. card->data.ccwdev = gdev->cdev[2];
  3694. dev_set_drvdata(&gdev->dev, card);
  3695. card->gdev = gdev;
  3696. gdev->cdev[0]->handler = qeth_irq;
  3697. gdev->cdev[1]->handler = qeth_irq;
  3698. gdev->cdev[2]->handler = qeth_irq;
  3699. rc = qeth_determine_card_type(card);
  3700. if (rc) {
  3701. QETH_DBF_TEXT_(SETUP, 2, "3err%d", rc);
  3702. goto err_card;
  3703. }
  3704. rc = qeth_setup_card(card);
  3705. if (rc) {
  3706. QETH_DBF_TEXT_(SETUP, 2, "2err%d", rc);
  3707. goto err_card;
  3708. }
  3709. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3710. rc = qeth_core_create_osn_attributes(dev);
  3711. if (rc)
  3712. goto err_card;
  3713. rc = qeth_core_load_discipline(card, QETH_DISCIPLINE_LAYER2);
  3714. if (rc) {
  3715. qeth_core_remove_osn_attributes(dev);
  3716. goto err_card;
  3717. }
  3718. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3719. if (rc) {
  3720. qeth_core_free_discipline(card);
  3721. qeth_core_remove_osn_attributes(dev);
  3722. goto err_card;
  3723. }
  3724. } else {
  3725. rc = qeth_core_create_device_attributes(dev);
  3726. if (rc)
  3727. goto err_card;
  3728. }
  3729. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3730. list_add_tail(&card->list, &qeth_core_card_list.list);
  3731. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3732. return 0;
  3733. err_card:
  3734. qeth_core_free_card(card);
  3735. err_dev:
  3736. put_device(dev);
  3737. return rc;
  3738. }
  3739. static void qeth_core_remove_device(struct ccwgroup_device *gdev)
  3740. {
  3741. unsigned long flags;
  3742. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3743. QETH_DBF_TEXT(SETUP, 2, "removedv");
  3744. if (card->discipline.ccwgdriver) {
  3745. card->discipline.ccwgdriver->remove(gdev);
  3746. qeth_core_free_discipline(card);
  3747. }
  3748. if (card->info.type == QETH_CARD_TYPE_OSN) {
  3749. qeth_core_remove_osn_attributes(&gdev->dev);
  3750. } else {
  3751. qeth_core_remove_device_attributes(&gdev->dev);
  3752. }
  3753. write_lock_irqsave(&qeth_core_card_list.rwlock, flags);
  3754. list_del(&card->list);
  3755. write_unlock_irqrestore(&qeth_core_card_list.rwlock, flags);
  3756. qeth_core_free_card(card);
  3757. dev_set_drvdata(&gdev->dev, NULL);
  3758. put_device(&gdev->dev);
  3759. return;
  3760. }
  3761. static int qeth_core_set_online(struct ccwgroup_device *gdev)
  3762. {
  3763. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3764. int rc = 0;
  3765. int def_discipline;
  3766. if (!card->discipline.ccwgdriver) {
  3767. if (card->info.type == QETH_CARD_TYPE_IQD)
  3768. def_discipline = QETH_DISCIPLINE_LAYER3;
  3769. else
  3770. def_discipline = QETH_DISCIPLINE_LAYER2;
  3771. rc = qeth_core_load_discipline(card, def_discipline);
  3772. if (rc)
  3773. goto err;
  3774. rc = card->discipline.ccwgdriver->probe(card->gdev);
  3775. if (rc)
  3776. goto err;
  3777. }
  3778. rc = card->discipline.ccwgdriver->set_online(gdev);
  3779. err:
  3780. return rc;
  3781. }
  3782. static int qeth_core_set_offline(struct ccwgroup_device *gdev)
  3783. {
  3784. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3785. return card->discipline.ccwgdriver->set_offline(gdev);
  3786. }
  3787. static void qeth_core_shutdown(struct ccwgroup_device *gdev)
  3788. {
  3789. struct qeth_card *card = dev_get_drvdata(&gdev->dev);
  3790. if (card->discipline.ccwgdriver &&
  3791. card->discipline.ccwgdriver->shutdown)
  3792. card->discipline.ccwgdriver->shutdown(gdev);
  3793. }
  3794. static struct ccwgroup_driver qeth_core_ccwgroup_driver = {
  3795. .owner = THIS_MODULE,
  3796. .name = "qeth",
  3797. .driver_id = 0xD8C5E3C8,
  3798. .probe = qeth_core_probe_device,
  3799. .remove = qeth_core_remove_device,
  3800. .set_online = qeth_core_set_online,
  3801. .set_offline = qeth_core_set_offline,
  3802. .shutdown = qeth_core_shutdown,
  3803. };
  3804. static ssize_t
  3805. qeth_core_driver_group_store(struct device_driver *ddrv, const char *buf,
  3806. size_t count)
  3807. {
  3808. int err;
  3809. err = qeth_core_driver_group(buf, qeth_core_root_dev,
  3810. qeth_core_ccwgroup_driver.driver_id);
  3811. if (err)
  3812. return err;
  3813. else
  3814. return count;
  3815. }
  3816. static DRIVER_ATTR(group, 0200, NULL, qeth_core_driver_group_store);
  3817. static struct {
  3818. const char str[ETH_GSTRING_LEN];
  3819. } qeth_ethtool_stats_keys[] = {
  3820. /* 0 */{"rx skbs"},
  3821. {"rx buffers"},
  3822. {"tx skbs"},
  3823. {"tx buffers"},
  3824. {"tx skbs no packing"},
  3825. {"tx buffers no packing"},
  3826. {"tx skbs packing"},
  3827. {"tx buffers packing"},
  3828. {"tx sg skbs"},
  3829. {"tx sg frags"},
  3830. /* 10 */{"rx sg skbs"},
  3831. {"rx sg frags"},
  3832. {"rx sg page allocs"},
  3833. {"tx large kbytes"},
  3834. {"tx large count"},
  3835. {"tx pk state ch n->p"},
  3836. {"tx pk state ch p->n"},
  3837. {"tx pk watermark low"},
  3838. {"tx pk watermark high"},
  3839. {"queue 0 buffer usage"},
  3840. /* 20 */{"queue 1 buffer usage"},
  3841. {"queue 2 buffer usage"},
  3842. {"queue 3 buffer usage"},
  3843. {"rx handler time"},
  3844. {"rx handler count"},
  3845. {"rx do_QDIO time"},
  3846. {"rx do_QDIO count"},
  3847. {"tx handler time"},
  3848. {"tx handler count"},
  3849. {"tx time"},
  3850. /* 30 */{"tx count"},
  3851. {"tx do_QDIO time"},
  3852. {"tx do_QDIO count"},
  3853. };
  3854. int qeth_core_get_stats_count(struct net_device *dev)
  3855. {
  3856. return (sizeof(qeth_ethtool_stats_keys) / ETH_GSTRING_LEN);
  3857. }
  3858. EXPORT_SYMBOL_GPL(qeth_core_get_stats_count);
  3859. void qeth_core_get_ethtool_stats(struct net_device *dev,
  3860. struct ethtool_stats *stats, u64 *data)
  3861. {
  3862. struct qeth_card *card = dev->ml_priv;
  3863. data[0] = card->stats.rx_packets -
  3864. card->perf_stats.initial_rx_packets;
  3865. data[1] = card->perf_stats.bufs_rec;
  3866. data[2] = card->stats.tx_packets -
  3867. card->perf_stats.initial_tx_packets;
  3868. data[3] = card->perf_stats.bufs_sent;
  3869. data[4] = card->stats.tx_packets - card->perf_stats.initial_tx_packets
  3870. - card->perf_stats.skbs_sent_pack;
  3871. data[5] = card->perf_stats.bufs_sent - card->perf_stats.bufs_sent_pack;
  3872. data[6] = card->perf_stats.skbs_sent_pack;
  3873. data[7] = card->perf_stats.bufs_sent_pack;
  3874. data[8] = card->perf_stats.sg_skbs_sent;
  3875. data[9] = card->perf_stats.sg_frags_sent;
  3876. data[10] = card->perf_stats.sg_skbs_rx;
  3877. data[11] = card->perf_stats.sg_frags_rx;
  3878. data[12] = card->perf_stats.sg_alloc_page_rx;
  3879. data[13] = (card->perf_stats.large_send_bytes >> 10);
  3880. data[14] = card->perf_stats.large_send_cnt;
  3881. data[15] = card->perf_stats.sc_dp_p;
  3882. data[16] = card->perf_stats.sc_p_dp;
  3883. data[17] = QETH_LOW_WATERMARK_PACK;
  3884. data[18] = QETH_HIGH_WATERMARK_PACK;
  3885. data[19] = atomic_read(&card->qdio.out_qs[0]->used_buffers);
  3886. data[20] = (card->qdio.no_out_queues > 1) ?
  3887. atomic_read(&card->qdio.out_qs[1]->used_buffers) : 0;
  3888. data[21] = (card->qdio.no_out_queues > 2) ?
  3889. atomic_read(&card->qdio.out_qs[2]->used_buffers) : 0;
  3890. data[22] = (card->qdio.no_out_queues > 3) ?
  3891. atomic_read(&card->qdio.out_qs[3]->used_buffers) : 0;
  3892. data[23] = card->perf_stats.inbound_time;
  3893. data[24] = card->perf_stats.inbound_cnt;
  3894. data[25] = card->perf_stats.inbound_do_qdio_time;
  3895. data[26] = card->perf_stats.inbound_do_qdio_cnt;
  3896. data[27] = card->perf_stats.outbound_handler_time;
  3897. data[28] = card->perf_stats.outbound_handler_cnt;
  3898. data[29] = card->perf_stats.outbound_time;
  3899. data[30] = card->perf_stats.outbound_cnt;
  3900. data[31] = card->perf_stats.outbound_do_qdio_time;
  3901. data[32] = card->perf_stats.outbound_do_qdio_cnt;
  3902. }
  3903. EXPORT_SYMBOL_GPL(qeth_core_get_ethtool_stats);
  3904. void qeth_core_get_strings(struct net_device *dev, u32 stringset, u8 *data)
  3905. {
  3906. switch (stringset) {
  3907. case ETH_SS_STATS:
  3908. memcpy(data, &qeth_ethtool_stats_keys,
  3909. sizeof(qeth_ethtool_stats_keys));
  3910. break;
  3911. default:
  3912. WARN_ON(1);
  3913. break;
  3914. }
  3915. }
  3916. EXPORT_SYMBOL_GPL(qeth_core_get_strings);
  3917. void qeth_core_get_drvinfo(struct net_device *dev,
  3918. struct ethtool_drvinfo *info)
  3919. {
  3920. struct qeth_card *card = dev->ml_priv;
  3921. if (card->options.layer2)
  3922. strcpy(info->driver, "qeth_l2");
  3923. else
  3924. strcpy(info->driver, "qeth_l3");
  3925. strcpy(info->version, "1.0");
  3926. strcpy(info->fw_version, card->info.mcl_level);
  3927. sprintf(info->bus_info, "%s/%s/%s",
  3928. CARD_RDEV_ID(card),
  3929. CARD_WDEV_ID(card),
  3930. CARD_DDEV_ID(card));
  3931. }
  3932. EXPORT_SYMBOL_GPL(qeth_core_get_drvinfo);
  3933. int qeth_core_ethtool_get_settings(struct net_device *netdev,
  3934. struct ethtool_cmd *ecmd)
  3935. {
  3936. struct qeth_card *card = netdev->ml_priv;
  3937. enum qeth_link_types link_type;
  3938. if ((card->info.type == QETH_CARD_TYPE_IQD) || (card->info.guestlan))
  3939. link_type = QETH_LINK_TYPE_10GBIT_ETH;
  3940. else
  3941. link_type = card->info.link_type;
  3942. ecmd->transceiver = XCVR_INTERNAL;
  3943. ecmd->supported = SUPPORTED_Autoneg;
  3944. ecmd->advertising = ADVERTISED_Autoneg;
  3945. ecmd->duplex = DUPLEX_FULL;
  3946. ecmd->autoneg = AUTONEG_ENABLE;
  3947. switch (link_type) {
  3948. case QETH_LINK_TYPE_FAST_ETH:
  3949. case QETH_LINK_TYPE_LANE_ETH100:
  3950. ecmd->supported |= SUPPORTED_10baseT_Half |
  3951. SUPPORTED_10baseT_Full |
  3952. SUPPORTED_100baseT_Half |
  3953. SUPPORTED_100baseT_Full |
  3954. SUPPORTED_TP;
  3955. ecmd->advertising |= ADVERTISED_10baseT_Half |
  3956. ADVERTISED_10baseT_Full |
  3957. ADVERTISED_100baseT_Half |
  3958. ADVERTISED_100baseT_Full |
  3959. ADVERTISED_TP;
  3960. ecmd->speed = SPEED_100;
  3961. ecmd->port = PORT_TP;
  3962. break;
  3963. case QETH_LINK_TYPE_GBIT_ETH:
  3964. case QETH_LINK_TYPE_LANE_ETH1000:
  3965. ecmd->supported |= SUPPORTED_10baseT_Half |
  3966. SUPPORTED_10baseT_Full |
  3967. SUPPORTED_100baseT_Half |
  3968. SUPPORTED_100baseT_Full |
  3969. SUPPORTED_1000baseT_Half |
  3970. SUPPORTED_1000baseT_Full |
  3971. SUPPORTED_FIBRE;
  3972. ecmd->advertising |= ADVERTISED_10baseT_Half |
  3973. ADVERTISED_10baseT_Full |
  3974. ADVERTISED_100baseT_Half |
  3975. ADVERTISED_100baseT_Full |
  3976. ADVERTISED_1000baseT_Half |
  3977. ADVERTISED_1000baseT_Full |
  3978. ADVERTISED_FIBRE;
  3979. ecmd->speed = SPEED_1000;
  3980. ecmd->port = PORT_FIBRE;
  3981. break;
  3982. case QETH_LINK_TYPE_10GBIT_ETH:
  3983. ecmd->supported |= SUPPORTED_10baseT_Half |
  3984. SUPPORTED_10baseT_Full |
  3985. SUPPORTED_100baseT_Half |
  3986. SUPPORTED_100baseT_Full |
  3987. SUPPORTED_1000baseT_Half |
  3988. SUPPORTED_1000baseT_Full |
  3989. SUPPORTED_10000baseT_Full |
  3990. SUPPORTED_FIBRE;
  3991. ecmd->advertising |= ADVERTISED_10baseT_Half |
  3992. ADVERTISED_10baseT_Full |
  3993. ADVERTISED_100baseT_Half |
  3994. ADVERTISED_100baseT_Full |
  3995. ADVERTISED_1000baseT_Half |
  3996. ADVERTISED_1000baseT_Full |
  3997. ADVERTISED_10000baseT_Full |
  3998. ADVERTISED_FIBRE;
  3999. ecmd->speed = SPEED_10000;
  4000. ecmd->port = PORT_FIBRE;
  4001. break;
  4002. default:
  4003. ecmd->supported |= SUPPORTED_10baseT_Half |
  4004. SUPPORTED_10baseT_Full |
  4005. SUPPORTED_TP;
  4006. ecmd->advertising |= ADVERTISED_10baseT_Half |
  4007. ADVERTISED_10baseT_Full |
  4008. ADVERTISED_TP;
  4009. ecmd->speed = SPEED_10;
  4010. ecmd->port = PORT_TP;
  4011. }
  4012. return 0;
  4013. }
  4014. EXPORT_SYMBOL_GPL(qeth_core_ethtool_get_settings);
  4015. static int __init qeth_core_init(void)
  4016. {
  4017. int rc;
  4018. PRINT_INFO("loading core functions\n");
  4019. INIT_LIST_HEAD(&qeth_core_card_list.list);
  4020. rwlock_init(&qeth_core_card_list.rwlock);
  4021. rc = qeth_register_dbf_views();
  4022. if (rc)
  4023. goto out_err;
  4024. rc = ccw_driver_register(&qeth_ccw_driver);
  4025. if (rc)
  4026. goto ccw_err;
  4027. rc = ccwgroup_driver_register(&qeth_core_ccwgroup_driver);
  4028. if (rc)
  4029. goto ccwgroup_err;
  4030. rc = driver_create_file(&qeth_core_ccwgroup_driver.driver,
  4031. &driver_attr_group);
  4032. if (rc)
  4033. goto driver_err;
  4034. qeth_core_root_dev = s390_root_dev_register("qeth");
  4035. rc = IS_ERR(qeth_core_root_dev) ? PTR_ERR(qeth_core_root_dev) : 0;
  4036. if (rc)
  4037. goto register_err;
  4038. qeth_core_header_cache = kmem_cache_create("qeth_hdr",
  4039. sizeof(struct qeth_hdr) + ETH_HLEN, 64, 0, NULL);
  4040. if (!qeth_core_header_cache) {
  4041. rc = -ENOMEM;
  4042. goto slab_err;
  4043. }
  4044. return 0;
  4045. slab_err:
  4046. s390_root_dev_unregister(qeth_core_root_dev);
  4047. register_err:
  4048. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4049. &driver_attr_group);
  4050. driver_err:
  4051. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4052. ccwgroup_err:
  4053. ccw_driver_unregister(&qeth_ccw_driver);
  4054. ccw_err:
  4055. qeth_unregister_dbf_views();
  4056. out_err:
  4057. PRINT_ERR("Initialization failed with code %d\n", rc);
  4058. return rc;
  4059. }
  4060. static void __exit qeth_core_exit(void)
  4061. {
  4062. s390_root_dev_unregister(qeth_core_root_dev);
  4063. driver_remove_file(&qeth_core_ccwgroup_driver.driver,
  4064. &driver_attr_group);
  4065. ccwgroup_driver_unregister(&qeth_core_ccwgroup_driver);
  4066. ccw_driver_unregister(&qeth_ccw_driver);
  4067. kmem_cache_destroy(qeth_core_header_cache);
  4068. qeth_unregister_dbf_views();
  4069. PRINT_INFO("core functions removed\n");
  4070. }
  4071. module_init(qeth_core_init);
  4072. module_exit(qeth_core_exit);
  4073. MODULE_AUTHOR("Frank Blaschka <frank.blaschka@de.ibm.com>");
  4074. MODULE_DESCRIPTION("qeth core functions");
  4075. MODULE_LICENSE("GPL");