rtc-ds1307.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556
  1. /*
  2. * rtc-ds1307.c - RTC driver for some mostly-compatible I2C chips.
  3. *
  4. * Copyright (C) 2005 James Chapman (ds1337 core)
  5. * Copyright (C) 2006 David Brownell
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/init.h>
  13. #include <linux/slab.h>
  14. #include <linux/i2c.h>
  15. #include <linux/string.h>
  16. #include <linux/rtc.h>
  17. #include <linux/bcd.h>
  18. /* We can't determine type by probing, but if we expect pre-Linux code
  19. * to have set the chip up as a clock (turning on the oscillator and
  20. * setting the date and time), Linux can ignore the non-clock features.
  21. * That's a natural job for a factory or repair bench.
  22. *
  23. * This is currently a simple no-alarms driver. If your board has the
  24. * alarm irq wired up on a ds1337 or ds1339, and you want to use that,
  25. * then look at the rtc-rs5c372 driver for code to steal...
  26. */
  27. enum ds_type {
  28. ds_1307,
  29. ds_1337,
  30. ds_1338,
  31. ds_1339,
  32. ds_1340,
  33. m41t00,
  34. // rs5c372 too? different address...
  35. };
  36. /* RTC registers don't differ much, except for the century flag */
  37. #define DS1307_REG_SECS 0x00 /* 00-59 */
  38. # define DS1307_BIT_CH 0x80
  39. # define DS1340_BIT_nEOSC 0x80
  40. #define DS1307_REG_MIN 0x01 /* 00-59 */
  41. #define DS1307_REG_HOUR 0x02 /* 00-23, or 1-12{am,pm} */
  42. # define DS1307_BIT_12HR 0x40 /* in REG_HOUR */
  43. # define DS1307_BIT_PM 0x20 /* in REG_HOUR */
  44. # define DS1340_BIT_CENTURY_EN 0x80 /* in REG_HOUR */
  45. # define DS1340_BIT_CENTURY 0x40 /* in REG_HOUR */
  46. #define DS1307_REG_WDAY 0x03 /* 01-07 */
  47. #define DS1307_REG_MDAY 0x04 /* 01-31 */
  48. #define DS1307_REG_MONTH 0x05 /* 01-12 */
  49. # define DS1337_BIT_CENTURY 0x80 /* in REG_MONTH */
  50. #define DS1307_REG_YEAR 0x06 /* 00-99 */
  51. /* Other registers (control, status, alarms, trickle charge, NVRAM, etc)
  52. * start at 7, and they differ a LOT. Only control and status matter for
  53. * basic RTC date and time functionality; be careful using them.
  54. */
  55. #define DS1307_REG_CONTROL 0x07 /* or ds1338 */
  56. # define DS1307_BIT_OUT 0x80
  57. # define DS1338_BIT_OSF 0x20
  58. # define DS1307_BIT_SQWE 0x10
  59. # define DS1307_BIT_RS1 0x02
  60. # define DS1307_BIT_RS0 0x01
  61. #define DS1337_REG_CONTROL 0x0e
  62. # define DS1337_BIT_nEOSC 0x80
  63. # define DS1337_BIT_RS2 0x10
  64. # define DS1337_BIT_RS1 0x08
  65. # define DS1337_BIT_INTCN 0x04
  66. # define DS1337_BIT_A2IE 0x02
  67. # define DS1337_BIT_A1IE 0x01
  68. #define DS1340_REG_CONTROL 0x07
  69. # define DS1340_BIT_OUT 0x80
  70. # define DS1340_BIT_FT 0x40
  71. # define DS1340_BIT_CALIB_SIGN 0x20
  72. # define DS1340_M_CALIBRATION 0x1f
  73. #define DS1340_REG_FLAG 0x09
  74. # define DS1340_BIT_OSF 0x80
  75. #define DS1337_REG_STATUS 0x0f
  76. # define DS1337_BIT_OSF 0x80
  77. # define DS1337_BIT_A2I 0x02
  78. # define DS1337_BIT_A1I 0x01
  79. #define DS1339_REG_TRICKLE 0x10
  80. struct ds1307 {
  81. u8 reg_addr;
  82. bool has_nvram;
  83. u8 regs[8];
  84. enum ds_type type;
  85. struct i2c_msg msg[2];
  86. struct i2c_client *client;
  87. struct i2c_client dev;
  88. struct rtc_device *rtc;
  89. };
  90. struct chip_desc {
  91. unsigned nvram56:1;
  92. unsigned alarm:1;
  93. };
  94. static const struct chip_desc chips[] = {
  95. [ds_1307] = {
  96. .nvram56 = 1,
  97. },
  98. [ds_1337] = {
  99. .alarm = 1,
  100. },
  101. [ds_1338] = {
  102. .nvram56 = 1,
  103. },
  104. [ds_1339] = {
  105. .alarm = 1,
  106. },
  107. [ds_1340] = {
  108. },
  109. [m41t00] = {
  110. }, };
  111. static const struct i2c_device_id ds1307_id[] = {
  112. { "ds1307", ds_1307 },
  113. { "ds1337", ds_1337 },
  114. { "ds1338", ds_1338 },
  115. { "ds1339", ds_1339 },
  116. { "ds1340", ds_1340 },
  117. { "m41t00", m41t00 },
  118. { }
  119. };
  120. MODULE_DEVICE_TABLE(i2c, ds1307_id);
  121. static int ds1307_get_time(struct device *dev, struct rtc_time *t)
  122. {
  123. struct ds1307 *ds1307 = dev_get_drvdata(dev);
  124. int tmp;
  125. /* read the RTC date and time registers all at once */
  126. ds1307->msg[1].flags = I2C_M_RD;
  127. ds1307->msg[1].len = 7;
  128. tmp = i2c_transfer(to_i2c_adapter(ds1307->client->dev.parent),
  129. ds1307->msg, 2);
  130. if (tmp != 2) {
  131. dev_err(dev, "%s error %d\n", "read", tmp);
  132. return -EIO;
  133. }
  134. dev_dbg(dev, "%s: %02x %02x %02x %02x %02x %02x %02x\n",
  135. "read",
  136. ds1307->regs[0], ds1307->regs[1],
  137. ds1307->regs[2], ds1307->regs[3],
  138. ds1307->regs[4], ds1307->regs[5],
  139. ds1307->regs[6]);
  140. t->tm_sec = BCD2BIN(ds1307->regs[DS1307_REG_SECS] & 0x7f);
  141. t->tm_min = BCD2BIN(ds1307->regs[DS1307_REG_MIN] & 0x7f);
  142. tmp = ds1307->regs[DS1307_REG_HOUR] & 0x3f;
  143. t->tm_hour = BCD2BIN(tmp);
  144. t->tm_wday = BCD2BIN(ds1307->regs[DS1307_REG_WDAY] & 0x07) - 1;
  145. t->tm_mday = BCD2BIN(ds1307->regs[DS1307_REG_MDAY] & 0x3f);
  146. tmp = ds1307->regs[DS1307_REG_MONTH] & 0x1f;
  147. t->tm_mon = BCD2BIN(tmp) - 1;
  148. /* assume 20YY not 19YY, and ignore DS1337_BIT_CENTURY */
  149. t->tm_year = BCD2BIN(ds1307->regs[DS1307_REG_YEAR]) + 100;
  150. dev_dbg(dev, "%s secs=%d, mins=%d, "
  151. "hours=%d, mday=%d, mon=%d, year=%d, wday=%d\n",
  152. "read", t->tm_sec, t->tm_min,
  153. t->tm_hour, t->tm_mday,
  154. t->tm_mon, t->tm_year, t->tm_wday);
  155. /* initial clock setting can be undefined */
  156. return rtc_valid_tm(t);
  157. }
  158. static int ds1307_set_time(struct device *dev, struct rtc_time *t)
  159. {
  160. struct ds1307 *ds1307 = dev_get_drvdata(dev);
  161. int result;
  162. int tmp;
  163. u8 *buf = ds1307->regs;
  164. dev_dbg(dev, "%s secs=%d, mins=%d, "
  165. "hours=%d, mday=%d, mon=%d, year=%d, wday=%d\n",
  166. "write", t->tm_sec, t->tm_min,
  167. t->tm_hour, t->tm_mday,
  168. t->tm_mon, t->tm_year, t->tm_wday);
  169. *buf++ = 0; /* first register addr */
  170. buf[DS1307_REG_SECS] = BIN2BCD(t->tm_sec);
  171. buf[DS1307_REG_MIN] = BIN2BCD(t->tm_min);
  172. buf[DS1307_REG_HOUR] = BIN2BCD(t->tm_hour);
  173. buf[DS1307_REG_WDAY] = BIN2BCD(t->tm_wday + 1);
  174. buf[DS1307_REG_MDAY] = BIN2BCD(t->tm_mday);
  175. buf[DS1307_REG_MONTH] = BIN2BCD(t->tm_mon + 1);
  176. /* assume 20YY not 19YY */
  177. tmp = t->tm_year - 100;
  178. buf[DS1307_REG_YEAR] = BIN2BCD(tmp);
  179. switch (ds1307->type) {
  180. case ds_1337:
  181. case ds_1339:
  182. buf[DS1307_REG_MONTH] |= DS1337_BIT_CENTURY;
  183. break;
  184. case ds_1340:
  185. buf[DS1307_REG_HOUR] |= DS1340_BIT_CENTURY_EN
  186. | DS1340_BIT_CENTURY;
  187. break;
  188. default:
  189. break;
  190. }
  191. ds1307->msg[1].flags = 0;
  192. ds1307->msg[1].len = 8;
  193. dev_dbg(dev, "%s: %02x %02x %02x %02x %02x %02x %02x\n",
  194. "write", buf[0], buf[1], buf[2], buf[3],
  195. buf[4], buf[5], buf[6]);
  196. result = i2c_transfer(to_i2c_adapter(ds1307->client->dev.parent),
  197. &ds1307->msg[1], 1);
  198. if (result != 1) {
  199. dev_err(dev, "%s error %d\n", "write", tmp);
  200. return -EIO;
  201. }
  202. return 0;
  203. }
  204. static const struct rtc_class_ops ds13xx_rtc_ops = {
  205. .read_time = ds1307_get_time,
  206. .set_time = ds1307_set_time,
  207. };
  208. /*----------------------------------------------------------------------*/
  209. #define NVRAM_SIZE 56
  210. static ssize_t
  211. ds1307_nvram_read(struct kobject *kobj, struct bin_attribute *attr,
  212. char *buf, loff_t off, size_t count)
  213. {
  214. struct i2c_client *client;
  215. struct ds1307 *ds1307;
  216. struct i2c_msg msg[2];
  217. int result;
  218. client = kobj_to_i2c_client(kobj);
  219. ds1307 = i2c_get_clientdata(client);
  220. if (unlikely(off >= NVRAM_SIZE))
  221. return 0;
  222. if ((off + count) > NVRAM_SIZE)
  223. count = NVRAM_SIZE - off;
  224. if (unlikely(!count))
  225. return count;
  226. msg[0].addr = client->addr;
  227. msg[0].flags = 0;
  228. msg[0].len = 1;
  229. msg[0].buf = buf;
  230. buf[0] = 8 + off;
  231. msg[1].addr = client->addr;
  232. msg[1].flags = I2C_M_RD;
  233. msg[1].len = count;
  234. msg[1].buf = buf;
  235. result = i2c_transfer(to_i2c_adapter(client->dev.parent), msg, 2);
  236. if (result != 2) {
  237. dev_err(&client->dev, "%s error %d\n", "nvram read", result);
  238. return -EIO;
  239. }
  240. return count;
  241. }
  242. static ssize_t
  243. ds1307_nvram_write(struct kobject *kobj, struct bin_attribute *attr,
  244. char *buf, loff_t off, size_t count)
  245. {
  246. struct i2c_client *client;
  247. u8 buffer[NVRAM_SIZE + 1];
  248. int ret;
  249. client = kobj_to_i2c_client(kobj);
  250. if (unlikely(off >= NVRAM_SIZE))
  251. return -EFBIG;
  252. if ((off + count) > NVRAM_SIZE)
  253. count = NVRAM_SIZE - off;
  254. if (unlikely(!count))
  255. return count;
  256. buffer[0] = 8 + off;
  257. memcpy(buffer + 1, buf, count);
  258. ret = i2c_master_send(client, buffer, count + 1);
  259. return (ret < 0) ? ret : (ret - 1);
  260. }
  261. static struct bin_attribute nvram = {
  262. .attr = {
  263. .name = "nvram",
  264. .mode = S_IRUGO | S_IWUSR,
  265. .owner = THIS_MODULE,
  266. },
  267. .read = ds1307_nvram_read,
  268. .write = ds1307_nvram_write,
  269. .size = NVRAM_SIZE,
  270. };
  271. /*----------------------------------------------------------------------*/
  272. static struct i2c_driver ds1307_driver;
  273. static int __devinit ds1307_probe(struct i2c_client *client,
  274. const struct i2c_device_id *id)
  275. {
  276. struct ds1307 *ds1307;
  277. int err = -ENODEV;
  278. int tmp;
  279. const struct chip_desc *chip = &chips[id->driver_data];
  280. struct i2c_adapter *adapter = to_i2c_adapter(client->dev.parent);
  281. if (!i2c_check_functionality(adapter,
  282. I2C_FUNC_I2C | I2C_FUNC_SMBUS_WRITE_BYTE_DATA))
  283. return -EIO;
  284. if (!(ds1307 = kzalloc(sizeof(struct ds1307), GFP_KERNEL)))
  285. return -ENOMEM;
  286. ds1307->client = client;
  287. i2c_set_clientdata(client, ds1307);
  288. ds1307->msg[0].addr = client->addr;
  289. ds1307->msg[0].flags = 0;
  290. ds1307->msg[0].len = 1;
  291. ds1307->msg[0].buf = &ds1307->reg_addr;
  292. ds1307->msg[1].addr = client->addr;
  293. ds1307->msg[1].flags = I2C_M_RD;
  294. ds1307->msg[1].len = sizeof(ds1307->regs);
  295. ds1307->msg[1].buf = ds1307->regs;
  296. ds1307->type = id->driver_data;
  297. switch (ds1307->type) {
  298. case ds_1337:
  299. case ds_1339:
  300. ds1307->reg_addr = DS1337_REG_CONTROL;
  301. ds1307->msg[1].len = 2;
  302. /* get registers that the "rtc" read below won't read... */
  303. tmp = i2c_transfer(adapter, ds1307->msg, 2);
  304. if (tmp != 2) {
  305. pr_debug("read error %d\n", tmp);
  306. err = -EIO;
  307. goto exit_free;
  308. }
  309. ds1307->reg_addr = 0;
  310. ds1307->msg[1].len = sizeof(ds1307->regs);
  311. /* oscillator off? turn it on, so clock can tick. */
  312. if (ds1307->regs[0] & DS1337_BIT_nEOSC)
  313. i2c_smbus_write_byte_data(client, DS1337_REG_CONTROL,
  314. ds1307->regs[0] & ~DS1337_BIT_nEOSC);
  315. /* oscillator fault? clear flag, and warn */
  316. if (ds1307->regs[1] & DS1337_BIT_OSF) {
  317. i2c_smbus_write_byte_data(client, DS1337_REG_STATUS,
  318. ds1307->regs[1] & ~DS1337_BIT_OSF);
  319. dev_warn(&client->dev, "SET TIME!\n");
  320. }
  321. break;
  322. default:
  323. break;
  324. }
  325. read_rtc:
  326. /* read RTC registers */
  327. tmp = i2c_transfer(adapter, ds1307->msg, 2);
  328. if (tmp != 2) {
  329. pr_debug("read error %d\n", tmp);
  330. err = -EIO;
  331. goto exit_free;
  332. }
  333. /* minimal sanity checking; some chips (like DS1340) don't
  334. * specify the extra bits as must-be-zero, but there are
  335. * still a few values that are clearly out-of-range.
  336. */
  337. tmp = ds1307->regs[DS1307_REG_SECS];
  338. switch (ds1307->type) {
  339. case ds_1307:
  340. case m41t00:
  341. /* clock halted? turn it on, so clock can tick. */
  342. if (tmp & DS1307_BIT_CH) {
  343. i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
  344. dev_warn(&client->dev, "SET TIME!\n");
  345. goto read_rtc;
  346. }
  347. break;
  348. case ds_1338:
  349. /* clock halted? turn it on, so clock can tick. */
  350. if (tmp & DS1307_BIT_CH)
  351. i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
  352. /* oscillator fault? clear flag, and warn */
  353. if (ds1307->regs[DS1307_REG_CONTROL] & DS1338_BIT_OSF) {
  354. i2c_smbus_write_byte_data(client, DS1307_REG_CONTROL,
  355. ds1307->regs[DS1307_REG_CONTROL]
  356. & ~DS1338_BIT_OSF);
  357. dev_warn(&client->dev, "SET TIME!\n");
  358. goto read_rtc;
  359. }
  360. break;
  361. case ds_1340:
  362. /* clock halted? turn it on, so clock can tick. */
  363. if (tmp & DS1340_BIT_nEOSC)
  364. i2c_smbus_write_byte_data(client, DS1307_REG_SECS, 0);
  365. tmp = i2c_smbus_read_byte_data(client, DS1340_REG_FLAG);
  366. if (tmp < 0) {
  367. pr_debug("read error %d\n", tmp);
  368. err = -EIO;
  369. goto exit_free;
  370. }
  371. /* oscillator fault? clear flag, and warn */
  372. if (tmp & DS1340_BIT_OSF) {
  373. i2c_smbus_write_byte_data(client, DS1340_REG_FLAG, 0);
  374. dev_warn(&client->dev, "SET TIME!\n");
  375. }
  376. break;
  377. case ds_1337:
  378. case ds_1339:
  379. break;
  380. }
  381. tmp = ds1307->regs[DS1307_REG_SECS];
  382. tmp = BCD2BIN(tmp & 0x7f);
  383. if (tmp > 60)
  384. goto exit_bad;
  385. tmp = BCD2BIN(ds1307->regs[DS1307_REG_MIN] & 0x7f);
  386. if (tmp > 60)
  387. goto exit_bad;
  388. tmp = BCD2BIN(ds1307->regs[DS1307_REG_MDAY] & 0x3f);
  389. if (tmp == 0 || tmp > 31)
  390. goto exit_bad;
  391. tmp = BCD2BIN(ds1307->regs[DS1307_REG_MONTH] & 0x1f);
  392. if (tmp == 0 || tmp > 12)
  393. goto exit_bad;
  394. tmp = ds1307->regs[DS1307_REG_HOUR];
  395. switch (ds1307->type) {
  396. case ds_1340:
  397. case m41t00:
  398. /* NOTE: ignores century bits; fix before deploying
  399. * systems that will run through year 2100.
  400. */
  401. break;
  402. default:
  403. if (!(tmp & DS1307_BIT_12HR))
  404. break;
  405. /* Be sure we're in 24 hour mode. Multi-master systems
  406. * take note...
  407. */
  408. tmp = BCD2BIN(tmp & 0x1f);
  409. if (tmp == 12)
  410. tmp = 0;
  411. if (ds1307->regs[DS1307_REG_HOUR] & DS1307_BIT_PM)
  412. tmp += 12;
  413. i2c_smbus_write_byte_data(client,
  414. DS1307_REG_HOUR,
  415. BIN2BCD(tmp));
  416. }
  417. ds1307->rtc = rtc_device_register(client->name, &client->dev,
  418. &ds13xx_rtc_ops, THIS_MODULE);
  419. if (IS_ERR(ds1307->rtc)) {
  420. err = PTR_ERR(ds1307->rtc);
  421. dev_err(&client->dev,
  422. "unable to register the class device\n");
  423. goto exit_free;
  424. }
  425. if (chip->nvram56) {
  426. err = sysfs_create_bin_file(&client->dev.kobj, &nvram);
  427. if (err == 0) {
  428. ds1307->has_nvram = true;
  429. dev_info(&client->dev, "56 bytes nvram\n");
  430. }
  431. }
  432. return 0;
  433. exit_bad:
  434. dev_dbg(&client->dev, "%s: %02x %02x %02x %02x %02x %02x %02x\n",
  435. "bogus register",
  436. ds1307->regs[0], ds1307->regs[1],
  437. ds1307->regs[2], ds1307->regs[3],
  438. ds1307->regs[4], ds1307->regs[5],
  439. ds1307->regs[6]);
  440. exit_free:
  441. kfree(ds1307);
  442. return err;
  443. }
  444. static int __devexit ds1307_remove(struct i2c_client *client)
  445. {
  446. struct ds1307 *ds1307 = i2c_get_clientdata(client);
  447. if (ds1307->has_nvram)
  448. sysfs_remove_bin_file(&client->dev.kobj, &nvram);
  449. rtc_device_unregister(ds1307->rtc);
  450. kfree(ds1307);
  451. return 0;
  452. }
  453. static struct i2c_driver ds1307_driver = {
  454. .driver = {
  455. .name = "rtc-ds1307",
  456. .owner = THIS_MODULE,
  457. },
  458. .probe = ds1307_probe,
  459. .remove = __devexit_p(ds1307_remove),
  460. .id_table = ds1307_id,
  461. };
  462. static int __init ds1307_init(void)
  463. {
  464. return i2c_add_driver(&ds1307_driver);
  465. }
  466. module_init(ds1307_init);
  467. static void __exit ds1307_exit(void)
  468. {
  469. i2c_del_driver(&ds1307_driver);
  470. }
  471. module_exit(ds1307_exit);
  472. MODULE_DESCRIPTION("RTC driver for DS1307 and similar chips");
  473. MODULE_LICENSE("GPL");