marvell.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473
  1. /*
  2. * drivers/net/phy/marvell.c
  3. *
  4. * Driver for Marvell PHYs
  5. *
  6. * Author: Andy Fleming
  7. *
  8. * Copyright (c) 2004 Freescale Semiconductor, Inc.
  9. *
  10. * This program is free software; you can redistribute it and/or modify it
  11. * under the terms of the GNU General Public License as published by the
  12. * Free Software Foundation; either version 2 of the License, or (at your
  13. * option) any later version.
  14. *
  15. */
  16. #include <linux/kernel.h>
  17. #include <linux/string.h>
  18. #include <linux/errno.h>
  19. #include <linux/unistd.h>
  20. #include <linux/slab.h>
  21. #include <linux/interrupt.h>
  22. #include <linux/init.h>
  23. #include <linux/delay.h>
  24. #include <linux/netdevice.h>
  25. #include <linux/etherdevice.h>
  26. #include <linux/skbuff.h>
  27. #include <linux/spinlock.h>
  28. #include <linux/mm.h>
  29. #include <linux/module.h>
  30. #include <linux/mii.h>
  31. #include <linux/ethtool.h>
  32. #include <linux/phy.h>
  33. #include <asm/io.h>
  34. #include <asm/irq.h>
  35. #include <asm/uaccess.h>
  36. #define MII_M1011_IEVENT 0x13
  37. #define MII_M1011_IEVENT_CLEAR 0x0000
  38. #define MII_M1011_IMASK 0x12
  39. #define MII_M1011_IMASK_INIT 0x6400
  40. #define MII_M1011_IMASK_CLEAR 0x0000
  41. #define MII_M1011_PHY_SCR 0x10
  42. #define MII_M1011_PHY_SCR_AUTO_CROSS 0x0060
  43. #define MII_M1145_PHY_EXT_CR 0x14
  44. #define MII_M1145_RGMII_RX_DELAY 0x0080
  45. #define MII_M1145_RGMII_TX_DELAY 0x0002
  46. #define M1145_DEV_FLAGS_RESISTANCE 0x00000001
  47. #define MII_M1111_PHY_LED_CONTROL 0x18
  48. #define MII_M1111_PHY_LED_DIRECT 0x4100
  49. #define MII_M1111_PHY_LED_COMBINE 0x411c
  50. #define MII_M1111_PHY_EXT_CR 0x14
  51. #define MII_M1111_RX_DELAY 0x80
  52. #define MII_M1111_TX_DELAY 0x2
  53. #define MII_M1111_PHY_EXT_SR 0x1b
  54. #define MII_M1111_HWCFG_MODE_MASK 0xf
  55. #define MII_M1111_HWCFG_MODE_COPPER_RGMII 0xb
  56. #define MII_M1111_HWCFG_MODE_FIBER_RGMII 0x3
  57. #define MII_M1111_HWCFG_MODE_SGMII_NO_CLK 0x4
  58. #define MII_M1111_HWCFG_FIBER_COPPER_AUTO 0x8000
  59. #define MII_M1111_HWCFG_FIBER_COPPER_RES 0x2000
  60. #define MII_M1111_COPPER 0
  61. #define MII_M1111_FIBER 1
  62. #define MII_M1011_PHY_STATUS 0x11
  63. #define MII_M1011_PHY_STATUS_1000 0x8000
  64. #define MII_M1011_PHY_STATUS_100 0x4000
  65. #define MII_M1011_PHY_STATUS_SPD_MASK 0xc000
  66. #define MII_M1011_PHY_STATUS_FULLDUPLEX 0x2000
  67. #define MII_M1011_PHY_STATUS_RESOLVED 0x0800
  68. #define MII_M1011_PHY_STATUS_LINK 0x0400
  69. MODULE_DESCRIPTION("Marvell PHY driver");
  70. MODULE_AUTHOR("Andy Fleming");
  71. MODULE_LICENSE("GPL");
  72. static int marvell_ack_interrupt(struct phy_device *phydev)
  73. {
  74. int err;
  75. /* Clear the interrupts by reading the reg */
  76. err = phy_read(phydev, MII_M1011_IEVENT);
  77. if (err < 0)
  78. return err;
  79. return 0;
  80. }
  81. static int marvell_config_intr(struct phy_device *phydev)
  82. {
  83. int err;
  84. if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
  85. err = phy_write(phydev, MII_M1011_IMASK, MII_M1011_IMASK_INIT);
  86. else
  87. err = phy_write(phydev, MII_M1011_IMASK, MII_M1011_IMASK_CLEAR);
  88. return err;
  89. }
  90. static int marvell_config_aneg(struct phy_device *phydev)
  91. {
  92. int err;
  93. /* The Marvell PHY has an errata which requires
  94. * that certain registers get written in order
  95. * to restart autonegotiation */
  96. err = phy_write(phydev, MII_BMCR, BMCR_RESET);
  97. if (err < 0)
  98. return err;
  99. err = phy_write(phydev, 0x1d, 0x1f);
  100. if (err < 0)
  101. return err;
  102. err = phy_write(phydev, 0x1e, 0x200c);
  103. if (err < 0)
  104. return err;
  105. err = phy_write(phydev, 0x1d, 0x5);
  106. if (err < 0)
  107. return err;
  108. err = phy_write(phydev, 0x1e, 0);
  109. if (err < 0)
  110. return err;
  111. err = phy_write(phydev, 0x1e, 0x100);
  112. if (err < 0)
  113. return err;
  114. err = phy_write(phydev, MII_M1011_PHY_SCR,
  115. MII_M1011_PHY_SCR_AUTO_CROSS);
  116. if (err < 0)
  117. return err;
  118. err = phy_write(phydev, MII_M1111_PHY_LED_CONTROL,
  119. MII_M1111_PHY_LED_DIRECT);
  120. if (err < 0)
  121. return err;
  122. err = genphy_config_aneg(phydev);
  123. return err;
  124. }
  125. static int m88e1111_config_init(struct phy_device *phydev)
  126. {
  127. int err;
  128. int temp;
  129. /* Enable Fiber/Copper auto selection */
  130. temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
  131. temp &= ~MII_M1111_HWCFG_FIBER_COPPER_AUTO;
  132. phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
  133. temp = phy_read(phydev, MII_BMCR);
  134. temp |= BMCR_RESET;
  135. phy_write(phydev, MII_BMCR, temp);
  136. if ((phydev->interface == PHY_INTERFACE_MODE_RGMII) ||
  137. (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) ||
  138. (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID) ||
  139. (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID)) {
  140. temp = phy_read(phydev, MII_M1111_PHY_EXT_CR);
  141. if (temp < 0)
  142. return temp;
  143. if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
  144. temp |= (MII_M1111_RX_DELAY | MII_M1111_TX_DELAY);
  145. } else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_RXID) {
  146. temp &= ~MII_M1111_TX_DELAY;
  147. temp |= MII_M1111_RX_DELAY;
  148. } else if (phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID) {
  149. temp &= ~MII_M1111_RX_DELAY;
  150. temp |= MII_M1111_TX_DELAY;
  151. }
  152. err = phy_write(phydev, MII_M1111_PHY_EXT_CR, temp);
  153. if (err < 0)
  154. return err;
  155. temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
  156. if (temp < 0)
  157. return temp;
  158. temp &= ~(MII_M1111_HWCFG_MODE_MASK);
  159. if (temp & MII_M1111_HWCFG_FIBER_COPPER_RES)
  160. temp |= MII_M1111_HWCFG_MODE_FIBER_RGMII;
  161. else
  162. temp |= MII_M1111_HWCFG_MODE_COPPER_RGMII;
  163. err = phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
  164. if (err < 0)
  165. return err;
  166. }
  167. if (phydev->interface == PHY_INTERFACE_MODE_SGMII) {
  168. temp = phy_read(phydev, MII_M1111_PHY_EXT_SR);
  169. if (temp < 0)
  170. return temp;
  171. temp &= ~(MII_M1111_HWCFG_MODE_MASK);
  172. temp |= MII_M1111_HWCFG_MODE_SGMII_NO_CLK;
  173. err = phy_write(phydev, MII_M1111_PHY_EXT_SR, temp);
  174. if (err < 0)
  175. return err;
  176. }
  177. err = phy_write(phydev, MII_BMCR, BMCR_RESET);
  178. if (err < 0)
  179. return err;
  180. return 0;
  181. }
  182. static int m88e1145_config_init(struct phy_device *phydev)
  183. {
  184. int err;
  185. /* Take care of errata E0 & E1 */
  186. err = phy_write(phydev, 0x1d, 0x001b);
  187. if (err < 0)
  188. return err;
  189. err = phy_write(phydev, 0x1e, 0x418f);
  190. if (err < 0)
  191. return err;
  192. err = phy_write(phydev, 0x1d, 0x0016);
  193. if (err < 0)
  194. return err;
  195. err = phy_write(phydev, 0x1e, 0xa2da);
  196. if (err < 0)
  197. return err;
  198. if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID) {
  199. int temp = phy_read(phydev, MII_M1145_PHY_EXT_CR);
  200. if (temp < 0)
  201. return temp;
  202. temp |= (MII_M1145_RGMII_RX_DELAY | MII_M1145_RGMII_TX_DELAY);
  203. err = phy_write(phydev, MII_M1145_PHY_EXT_CR, temp);
  204. if (err < 0)
  205. return err;
  206. if (phydev->dev_flags & M1145_DEV_FLAGS_RESISTANCE) {
  207. err = phy_write(phydev, 0x1d, 0x0012);
  208. if (err < 0)
  209. return err;
  210. temp = phy_read(phydev, 0x1e);
  211. if (temp < 0)
  212. return temp;
  213. temp &= 0xf03f;
  214. temp |= 2 << 9; /* 36 ohm */
  215. temp |= 2 << 6; /* 39 ohm */
  216. err = phy_write(phydev, 0x1e, temp);
  217. if (err < 0)
  218. return err;
  219. err = phy_write(phydev, 0x1d, 0x3);
  220. if (err < 0)
  221. return err;
  222. err = phy_write(phydev, 0x1e, 0x8000);
  223. if (err < 0)
  224. return err;
  225. }
  226. }
  227. return 0;
  228. }
  229. /* marvell_read_status
  230. *
  231. * Generic status code does not detect Fiber correctly!
  232. * Description:
  233. * Check the link, then figure out the current state
  234. * by comparing what we advertise with what the link partner
  235. * advertises. Start by checking the gigabit possibilities,
  236. * then move on to 10/100.
  237. */
  238. static int marvell_read_status(struct phy_device *phydev)
  239. {
  240. int adv;
  241. int err;
  242. int lpa;
  243. int status = 0;
  244. /* Update the link, but return if there
  245. * was an error */
  246. err = genphy_update_link(phydev);
  247. if (err)
  248. return err;
  249. if (AUTONEG_ENABLE == phydev->autoneg) {
  250. status = phy_read(phydev, MII_M1011_PHY_STATUS);
  251. if (status < 0)
  252. return status;
  253. lpa = phy_read(phydev, MII_LPA);
  254. if (lpa < 0)
  255. return lpa;
  256. adv = phy_read(phydev, MII_ADVERTISE);
  257. if (adv < 0)
  258. return adv;
  259. lpa &= adv;
  260. if (status & MII_M1011_PHY_STATUS_FULLDUPLEX)
  261. phydev->duplex = DUPLEX_FULL;
  262. else
  263. phydev->duplex = DUPLEX_HALF;
  264. status = status & MII_M1011_PHY_STATUS_SPD_MASK;
  265. phydev->pause = phydev->asym_pause = 0;
  266. switch (status) {
  267. case MII_M1011_PHY_STATUS_1000:
  268. phydev->speed = SPEED_1000;
  269. break;
  270. case MII_M1011_PHY_STATUS_100:
  271. phydev->speed = SPEED_100;
  272. break;
  273. default:
  274. phydev->speed = SPEED_10;
  275. break;
  276. }
  277. if (phydev->duplex == DUPLEX_FULL) {
  278. phydev->pause = lpa & LPA_PAUSE_CAP ? 1 : 0;
  279. phydev->asym_pause = lpa & LPA_PAUSE_ASYM ? 1 : 0;
  280. }
  281. } else {
  282. int bmcr = phy_read(phydev, MII_BMCR);
  283. if (bmcr < 0)
  284. return bmcr;
  285. if (bmcr & BMCR_FULLDPLX)
  286. phydev->duplex = DUPLEX_FULL;
  287. else
  288. phydev->duplex = DUPLEX_HALF;
  289. if (bmcr & BMCR_SPEED1000)
  290. phydev->speed = SPEED_1000;
  291. else if (bmcr & BMCR_SPEED100)
  292. phydev->speed = SPEED_100;
  293. else
  294. phydev->speed = SPEED_10;
  295. phydev->pause = phydev->asym_pause = 0;
  296. }
  297. return 0;
  298. }
  299. static struct phy_driver marvell_drivers[] = {
  300. {
  301. .phy_id = 0x01410c60,
  302. .phy_id_mask = 0xfffffff0,
  303. .name = "Marvell 88E1101",
  304. .features = PHY_GBIT_FEATURES,
  305. .flags = PHY_HAS_INTERRUPT,
  306. .config_aneg = &marvell_config_aneg,
  307. .read_status = &genphy_read_status,
  308. .ack_interrupt = &marvell_ack_interrupt,
  309. .config_intr = &marvell_config_intr,
  310. .driver = { .owner = THIS_MODULE },
  311. },
  312. {
  313. .phy_id = 0x01410c90,
  314. .phy_id_mask = 0xfffffff0,
  315. .name = "Marvell 88E1112",
  316. .features = PHY_GBIT_FEATURES,
  317. .flags = PHY_HAS_INTERRUPT,
  318. .config_init = &m88e1111_config_init,
  319. .config_aneg = &marvell_config_aneg,
  320. .read_status = &genphy_read_status,
  321. .ack_interrupt = &marvell_ack_interrupt,
  322. .config_intr = &marvell_config_intr,
  323. .driver = { .owner = THIS_MODULE },
  324. },
  325. {
  326. .phy_id = 0x01410cc0,
  327. .phy_id_mask = 0xfffffff0,
  328. .name = "Marvell 88E1111",
  329. .features = PHY_GBIT_FEATURES,
  330. .flags = PHY_HAS_INTERRUPT,
  331. .config_init = &m88e1111_config_init,
  332. .config_aneg = &marvell_config_aneg,
  333. .read_status = &marvell_read_status,
  334. .ack_interrupt = &marvell_ack_interrupt,
  335. .config_intr = &marvell_config_intr,
  336. .driver = { .owner = THIS_MODULE },
  337. },
  338. {
  339. .phy_id = 0x01410cd0,
  340. .phy_id_mask = 0xfffffff0,
  341. .name = "Marvell 88E1145",
  342. .features = PHY_GBIT_FEATURES,
  343. .flags = PHY_HAS_INTERRUPT,
  344. .config_init = &m88e1145_config_init,
  345. .config_aneg = &marvell_config_aneg,
  346. .read_status = &genphy_read_status,
  347. .ack_interrupt = &marvell_ack_interrupt,
  348. .config_intr = &marvell_config_intr,
  349. .driver = { .owner = THIS_MODULE },
  350. },
  351. {
  352. .phy_id = 0x01410e30,
  353. .phy_id_mask = 0xfffffff0,
  354. .name = "Marvell 88E1240",
  355. .features = PHY_GBIT_FEATURES,
  356. .flags = PHY_HAS_INTERRUPT,
  357. .config_init = &m88e1111_config_init,
  358. .config_aneg = &marvell_config_aneg,
  359. .read_status = &genphy_read_status,
  360. .ack_interrupt = &marvell_ack_interrupt,
  361. .config_intr = &marvell_config_intr,
  362. .driver = { .owner = THIS_MODULE },
  363. },
  364. };
  365. static int __init marvell_init(void)
  366. {
  367. int ret;
  368. int i;
  369. for (i = 0; i < ARRAY_SIZE(marvell_drivers); i++) {
  370. ret = phy_driver_register(&marvell_drivers[i]);
  371. if (ret) {
  372. while (i-- > 0)
  373. phy_driver_unregister(&marvell_drivers[i]);
  374. return ret;
  375. }
  376. }
  377. return 0;
  378. }
  379. static void __exit marvell_exit(void)
  380. {
  381. int i;
  382. for (i = 0; i < ARRAY_SIZE(marvell_drivers); i++)
  383. phy_driver_unregister(&marvell_drivers[i]);
  384. }
  385. module_init(marvell_init);
  386. module_exit(marvell_exit);