ehca_irq.c 24 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931
  1. /*
  2. * IBM eServer eHCA Infiniband device driver for Linux on POWER
  3. *
  4. * Functions for EQs, NEQs and interrupts
  5. *
  6. * Authors: Heiko J Schick <schickhj@de.ibm.com>
  7. * Khadija Souissi <souissi@de.ibm.com>
  8. * Hoang-Nam Nguyen <hnguyen@de.ibm.com>
  9. * Joachim Fenkes <fenkes@de.ibm.com>
  10. *
  11. * Copyright (c) 2005 IBM Corporation
  12. *
  13. * All rights reserved.
  14. *
  15. * This source code is distributed under a dual license of GPL v2.0 and OpenIB
  16. * BSD.
  17. *
  18. * OpenIB BSD License
  19. *
  20. * Redistribution and use in source and binary forms, with or without
  21. * modification, are permitted provided that the following conditions are met:
  22. *
  23. * Redistributions of source code must retain the above copyright notice, this
  24. * list of conditions and the following disclaimer.
  25. *
  26. * Redistributions in binary form must reproduce the above copyright notice,
  27. * this list of conditions and the following disclaimer in the documentation
  28. * and/or other materials
  29. * provided with the distribution.
  30. *
  31. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  32. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  33. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  34. * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  35. * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  36. * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  37. * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
  38. * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
  39. * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  40. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  41. * POSSIBILITY OF SUCH DAMAGE.
  42. */
  43. #include "ehca_classes.h"
  44. #include "ehca_irq.h"
  45. #include "ehca_iverbs.h"
  46. #include "ehca_tools.h"
  47. #include "hcp_if.h"
  48. #include "hipz_fns.h"
  49. #include "ipz_pt_fn.h"
  50. #define EQE_COMPLETION_EVENT EHCA_BMASK_IBM( 1, 1)
  51. #define EQE_CQ_QP_NUMBER EHCA_BMASK_IBM( 8, 31)
  52. #define EQE_EE_IDENTIFIER EHCA_BMASK_IBM( 2, 7)
  53. #define EQE_CQ_NUMBER EHCA_BMASK_IBM( 8, 31)
  54. #define EQE_QP_NUMBER EHCA_BMASK_IBM( 8, 31)
  55. #define EQE_QP_TOKEN EHCA_BMASK_IBM(32, 63)
  56. #define EQE_CQ_TOKEN EHCA_BMASK_IBM(32, 63)
  57. #define NEQE_COMPLETION_EVENT EHCA_BMASK_IBM( 1, 1)
  58. #define NEQE_EVENT_CODE EHCA_BMASK_IBM( 2, 7)
  59. #define NEQE_PORT_NUMBER EHCA_BMASK_IBM( 8, 15)
  60. #define NEQE_PORT_AVAILABILITY EHCA_BMASK_IBM(16, 16)
  61. #define NEQE_DISRUPTIVE EHCA_BMASK_IBM(16, 16)
  62. #define NEQE_SPECIFIC_EVENT EHCA_BMASK_IBM(16, 23)
  63. #define ERROR_DATA_LENGTH EHCA_BMASK_IBM(52, 63)
  64. #define ERROR_DATA_TYPE EHCA_BMASK_IBM( 0, 7)
  65. static void queue_comp_task(struct ehca_cq *__cq);
  66. static struct ehca_comp_pool *pool;
  67. static inline void comp_event_callback(struct ehca_cq *cq)
  68. {
  69. if (!cq->ib_cq.comp_handler)
  70. return;
  71. spin_lock(&cq->cb_lock);
  72. cq->ib_cq.comp_handler(&cq->ib_cq, cq->ib_cq.cq_context);
  73. spin_unlock(&cq->cb_lock);
  74. return;
  75. }
  76. static void print_error_data(struct ehca_shca *shca, void *data,
  77. u64 *rblock, int length)
  78. {
  79. u64 type = EHCA_BMASK_GET(ERROR_DATA_TYPE, rblock[2]);
  80. u64 resource = rblock[1];
  81. switch (type) {
  82. case 0x1: /* Queue Pair */
  83. {
  84. struct ehca_qp *qp = (struct ehca_qp *)data;
  85. /* only print error data if AER is set */
  86. if (rblock[6] == 0)
  87. return;
  88. ehca_err(&shca->ib_device,
  89. "QP 0x%x (resource=%lx) has errors.",
  90. qp->ib_qp.qp_num, resource);
  91. break;
  92. }
  93. case 0x4: /* Completion Queue */
  94. {
  95. struct ehca_cq *cq = (struct ehca_cq *)data;
  96. ehca_err(&shca->ib_device,
  97. "CQ 0x%x (resource=%lx) has errors.",
  98. cq->cq_number, resource);
  99. break;
  100. }
  101. default:
  102. ehca_err(&shca->ib_device,
  103. "Unknown error type: %lx on %s.",
  104. type, shca->ib_device.name);
  105. break;
  106. }
  107. ehca_err(&shca->ib_device, "Error data is available: %lx.", resource);
  108. ehca_err(&shca->ib_device, "EHCA ----- error data begin "
  109. "---------------------------------------------------");
  110. ehca_dmp(rblock, length, "resource=%lx", resource);
  111. ehca_err(&shca->ib_device, "EHCA ----- error data end "
  112. "----------------------------------------------------");
  113. return;
  114. }
  115. int ehca_error_data(struct ehca_shca *shca, void *data,
  116. u64 resource)
  117. {
  118. unsigned long ret;
  119. u64 *rblock;
  120. unsigned long block_count;
  121. rblock = ehca_alloc_fw_ctrlblock(GFP_ATOMIC);
  122. if (!rblock) {
  123. ehca_err(&shca->ib_device, "Cannot allocate rblock memory.");
  124. ret = -ENOMEM;
  125. goto error_data1;
  126. }
  127. /* rblock must be 4K aligned and should be 4K large */
  128. ret = hipz_h_error_data(shca->ipz_hca_handle,
  129. resource,
  130. rblock,
  131. &block_count);
  132. if (ret == H_R_STATE)
  133. ehca_err(&shca->ib_device,
  134. "No error data is available: %lx.", resource);
  135. else if (ret == H_SUCCESS) {
  136. int length;
  137. length = EHCA_BMASK_GET(ERROR_DATA_LENGTH, rblock[0]);
  138. if (length > EHCA_PAGESIZE)
  139. length = EHCA_PAGESIZE;
  140. print_error_data(shca, data, rblock, length);
  141. } else
  142. ehca_err(&shca->ib_device,
  143. "Error data could not be fetched: %lx", resource);
  144. ehca_free_fw_ctrlblock(rblock);
  145. error_data1:
  146. return ret;
  147. }
  148. static void dispatch_qp_event(struct ehca_shca *shca, struct ehca_qp *qp,
  149. enum ib_event_type event_type)
  150. {
  151. struct ib_event event;
  152. /* PATH_MIG without the QP ever having been armed is false alarm */
  153. if (event_type == IB_EVENT_PATH_MIG && !qp->mig_armed)
  154. return;
  155. event.device = &shca->ib_device;
  156. event.event = event_type;
  157. if (qp->ext_type == EQPT_SRQ) {
  158. if (!qp->ib_srq.event_handler)
  159. return;
  160. event.element.srq = &qp->ib_srq;
  161. qp->ib_srq.event_handler(&event, qp->ib_srq.srq_context);
  162. } else {
  163. if (!qp->ib_qp.event_handler)
  164. return;
  165. event.element.qp = &qp->ib_qp;
  166. qp->ib_qp.event_handler(&event, qp->ib_qp.qp_context);
  167. }
  168. }
  169. static void qp_event_callback(struct ehca_shca *shca, u64 eqe,
  170. enum ib_event_type event_type, int fatal)
  171. {
  172. struct ehca_qp *qp;
  173. u32 token = EHCA_BMASK_GET(EQE_QP_TOKEN, eqe);
  174. read_lock(&ehca_qp_idr_lock);
  175. qp = idr_find(&ehca_qp_idr, token);
  176. if (qp)
  177. atomic_inc(&qp->nr_events);
  178. read_unlock(&ehca_qp_idr_lock);
  179. if (!qp)
  180. return;
  181. if (fatal)
  182. ehca_error_data(shca, qp, qp->ipz_qp_handle.handle);
  183. dispatch_qp_event(shca, qp, fatal && qp->ext_type == EQPT_SRQ ?
  184. IB_EVENT_SRQ_ERR : event_type);
  185. /*
  186. * eHCA only processes one WQE at a time for SRQ base QPs,
  187. * so the last WQE has been processed as soon as the QP enters
  188. * error state.
  189. */
  190. if (fatal && qp->ext_type == EQPT_SRQBASE)
  191. dispatch_qp_event(shca, qp, IB_EVENT_QP_LAST_WQE_REACHED);
  192. if (atomic_dec_and_test(&qp->nr_events))
  193. wake_up(&qp->wait_completion);
  194. return;
  195. }
  196. static void cq_event_callback(struct ehca_shca *shca,
  197. u64 eqe)
  198. {
  199. struct ehca_cq *cq;
  200. u32 token = EHCA_BMASK_GET(EQE_CQ_TOKEN, eqe);
  201. read_lock(&ehca_cq_idr_lock);
  202. cq = idr_find(&ehca_cq_idr, token);
  203. if (cq)
  204. atomic_inc(&cq->nr_events);
  205. read_unlock(&ehca_cq_idr_lock);
  206. if (!cq)
  207. return;
  208. ehca_error_data(shca, cq, cq->ipz_cq_handle.handle);
  209. if (atomic_dec_and_test(&cq->nr_events))
  210. wake_up(&cq->wait_completion);
  211. return;
  212. }
  213. static void parse_identifier(struct ehca_shca *shca, u64 eqe)
  214. {
  215. u8 identifier = EHCA_BMASK_GET(EQE_EE_IDENTIFIER, eqe);
  216. switch (identifier) {
  217. case 0x02: /* path migrated */
  218. qp_event_callback(shca, eqe, IB_EVENT_PATH_MIG, 0);
  219. break;
  220. case 0x03: /* communication established */
  221. qp_event_callback(shca, eqe, IB_EVENT_COMM_EST, 0);
  222. break;
  223. case 0x04: /* send queue drained */
  224. qp_event_callback(shca, eqe, IB_EVENT_SQ_DRAINED, 0);
  225. break;
  226. case 0x05: /* QP error */
  227. case 0x06: /* QP error */
  228. qp_event_callback(shca, eqe, IB_EVENT_QP_FATAL, 1);
  229. break;
  230. case 0x07: /* CQ error */
  231. case 0x08: /* CQ error */
  232. cq_event_callback(shca, eqe);
  233. break;
  234. case 0x09: /* MRMWPTE error */
  235. ehca_err(&shca->ib_device, "MRMWPTE error.");
  236. break;
  237. case 0x0A: /* port event */
  238. ehca_err(&shca->ib_device, "Port event.");
  239. break;
  240. case 0x0B: /* MR access error */
  241. ehca_err(&shca->ib_device, "MR access error.");
  242. break;
  243. case 0x0C: /* EQ error */
  244. ehca_err(&shca->ib_device, "EQ error.");
  245. break;
  246. case 0x0D: /* P/Q_Key mismatch */
  247. ehca_err(&shca->ib_device, "P/Q_Key mismatch.");
  248. break;
  249. case 0x10: /* sampling complete */
  250. ehca_err(&shca->ib_device, "Sampling complete.");
  251. break;
  252. case 0x11: /* unaffiliated access error */
  253. ehca_err(&shca->ib_device, "Unaffiliated access error.");
  254. break;
  255. case 0x12: /* path migrating */
  256. ehca_err(&shca->ib_device, "Path migrating.");
  257. break;
  258. case 0x13: /* interface trace stopped */
  259. ehca_err(&shca->ib_device, "Interface trace stopped.");
  260. break;
  261. case 0x14: /* first error capture info available */
  262. ehca_info(&shca->ib_device, "First error capture available");
  263. break;
  264. case 0x15: /* SRQ limit reached */
  265. qp_event_callback(shca, eqe, IB_EVENT_SRQ_LIMIT_REACHED, 0);
  266. break;
  267. default:
  268. ehca_err(&shca->ib_device, "Unknown identifier: %x on %s.",
  269. identifier, shca->ib_device.name);
  270. break;
  271. }
  272. return;
  273. }
  274. static void dispatch_port_event(struct ehca_shca *shca, int port_num,
  275. enum ib_event_type type, const char *msg)
  276. {
  277. struct ib_event event;
  278. ehca_info(&shca->ib_device, "port %d %s.", port_num, msg);
  279. event.device = &shca->ib_device;
  280. event.event = type;
  281. event.element.port_num = port_num;
  282. ib_dispatch_event(&event);
  283. }
  284. static void notify_port_conf_change(struct ehca_shca *shca, int port_num)
  285. {
  286. struct ehca_sma_attr new_attr;
  287. struct ehca_sma_attr *old_attr = &shca->sport[port_num - 1].saved_attr;
  288. ehca_query_sma_attr(shca, port_num, &new_attr);
  289. if (new_attr.sm_sl != old_attr->sm_sl ||
  290. new_attr.sm_lid != old_attr->sm_lid)
  291. dispatch_port_event(shca, port_num, IB_EVENT_SM_CHANGE,
  292. "SM changed");
  293. if (new_attr.lid != old_attr->lid ||
  294. new_attr.lmc != old_attr->lmc)
  295. dispatch_port_event(shca, port_num, IB_EVENT_LID_CHANGE,
  296. "LID changed");
  297. if (new_attr.pkey_tbl_len != old_attr->pkey_tbl_len ||
  298. memcmp(new_attr.pkeys, old_attr->pkeys,
  299. sizeof(u16) * new_attr.pkey_tbl_len))
  300. dispatch_port_event(shca, port_num, IB_EVENT_PKEY_CHANGE,
  301. "P_Key changed");
  302. *old_attr = new_attr;
  303. }
  304. static void parse_ec(struct ehca_shca *shca, u64 eqe)
  305. {
  306. u8 ec = EHCA_BMASK_GET(NEQE_EVENT_CODE, eqe);
  307. u8 port = EHCA_BMASK_GET(NEQE_PORT_NUMBER, eqe);
  308. u8 spec_event;
  309. struct ehca_sport *sport = &shca->sport[port - 1];
  310. unsigned long flags;
  311. switch (ec) {
  312. case 0x30: /* port availability change */
  313. if (EHCA_BMASK_GET(NEQE_PORT_AVAILABILITY, eqe)) {
  314. int suppress_event;
  315. /* replay modify_qp for sqps */
  316. spin_lock_irqsave(&sport->mod_sqp_lock, flags);
  317. suppress_event = !sport->ibqp_sqp[IB_QPT_GSI];
  318. if (sport->ibqp_sqp[IB_QPT_SMI])
  319. ehca_recover_sqp(sport->ibqp_sqp[IB_QPT_SMI]);
  320. if (!suppress_event)
  321. ehca_recover_sqp(sport->ibqp_sqp[IB_QPT_GSI]);
  322. spin_unlock_irqrestore(&sport->mod_sqp_lock, flags);
  323. /* AQP1 was destroyed, ignore this event */
  324. if (suppress_event)
  325. break;
  326. sport->port_state = IB_PORT_ACTIVE;
  327. dispatch_port_event(shca, port, IB_EVENT_PORT_ACTIVE,
  328. "is active");
  329. ehca_query_sma_attr(shca, port,
  330. &sport->saved_attr);
  331. } else {
  332. sport->port_state = IB_PORT_DOWN;
  333. dispatch_port_event(shca, port, IB_EVENT_PORT_ERR,
  334. "is inactive");
  335. }
  336. break;
  337. case 0x31:
  338. /* port configuration change
  339. * disruptive change is caused by
  340. * LID, PKEY or SM change
  341. */
  342. if (EHCA_BMASK_GET(NEQE_DISRUPTIVE, eqe)) {
  343. ehca_warn(&shca->ib_device, "disruptive port "
  344. "%d configuration change", port);
  345. sport->port_state = IB_PORT_DOWN;
  346. dispatch_port_event(shca, port, IB_EVENT_PORT_ERR,
  347. "is inactive");
  348. sport->port_state = IB_PORT_ACTIVE;
  349. dispatch_port_event(shca, port, IB_EVENT_PORT_ACTIVE,
  350. "is active");
  351. ehca_query_sma_attr(shca, port,
  352. &sport->saved_attr);
  353. } else
  354. notify_port_conf_change(shca, port);
  355. break;
  356. case 0x32: /* adapter malfunction */
  357. ehca_err(&shca->ib_device, "Adapter malfunction.");
  358. break;
  359. case 0x33: /* trace stopped */
  360. ehca_err(&shca->ib_device, "Traced stopped.");
  361. break;
  362. case 0x34: /* util async event */
  363. spec_event = EHCA_BMASK_GET(NEQE_SPECIFIC_EVENT, eqe);
  364. if (spec_event == 0x80) /* client reregister required */
  365. dispatch_port_event(shca, port,
  366. IB_EVENT_CLIENT_REREGISTER,
  367. "client reregister req.");
  368. else
  369. ehca_warn(&shca->ib_device, "Unknown util async "
  370. "event %x on port %x", spec_event, port);
  371. break;
  372. default:
  373. ehca_err(&shca->ib_device, "Unknown event code: %x on %s.",
  374. ec, shca->ib_device.name);
  375. break;
  376. }
  377. return;
  378. }
  379. static inline void reset_eq_pending(struct ehca_cq *cq)
  380. {
  381. u64 CQx_EP;
  382. struct h_galpa gal = cq->galpas.kernel;
  383. hipz_galpa_store_cq(gal, cqx_ep, 0x0);
  384. CQx_EP = hipz_galpa_load(gal, CQTEMM_OFFSET(cqx_ep));
  385. return;
  386. }
  387. irqreturn_t ehca_interrupt_neq(int irq, void *dev_id)
  388. {
  389. struct ehca_shca *shca = (struct ehca_shca*)dev_id;
  390. tasklet_hi_schedule(&shca->neq.interrupt_task);
  391. return IRQ_HANDLED;
  392. }
  393. void ehca_tasklet_neq(unsigned long data)
  394. {
  395. struct ehca_shca *shca = (struct ehca_shca*)data;
  396. struct ehca_eqe *eqe;
  397. u64 ret;
  398. eqe = (struct ehca_eqe *)ehca_poll_eq(shca, &shca->neq);
  399. while (eqe) {
  400. if (!EHCA_BMASK_GET(NEQE_COMPLETION_EVENT, eqe->entry))
  401. parse_ec(shca, eqe->entry);
  402. eqe = (struct ehca_eqe *)ehca_poll_eq(shca, &shca->neq);
  403. }
  404. ret = hipz_h_reset_event(shca->ipz_hca_handle,
  405. shca->neq.ipz_eq_handle, 0xFFFFFFFFFFFFFFFFL);
  406. if (ret != H_SUCCESS)
  407. ehca_err(&shca->ib_device, "Can't clear notification events.");
  408. return;
  409. }
  410. irqreturn_t ehca_interrupt_eq(int irq, void *dev_id)
  411. {
  412. struct ehca_shca *shca = (struct ehca_shca*)dev_id;
  413. tasklet_hi_schedule(&shca->eq.interrupt_task);
  414. return IRQ_HANDLED;
  415. }
  416. static inline void process_eqe(struct ehca_shca *shca, struct ehca_eqe *eqe)
  417. {
  418. u64 eqe_value;
  419. u32 token;
  420. struct ehca_cq *cq;
  421. eqe_value = eqe->entry;
  422. ehca_dbg(&shca->ib_device, "eqe_value=%lx", eqe_value);
  423. if (EHCA_BMASK_GET(EQE_COMPLETION_EVENT, eqe_value)) {
  424. ehca_dbg(&shca->ib_device, "Got completion event");
  425. token = EHCA_BMASK_GET(EQE_CQ_TOKEN, eqe_value);
  426. read_lock(&ehca_cq_idr_lock);
  427. cq = idr_find(&ehca_cq_idr, token);
  428. if (cq)
  429. atomic_inc(&cq->nr_events);
  430. read_unlock(&ehca_cq_idr_lock);
  431. if (cq == NULL) {
  432. ehca_err(&shca->ib_device,
  433. "Invalid eqe for non-existing cq token=%x",
  434. token);
  435. return;
  436. }
  437. reset_eq_pending(cq);
  438. if (ehca_scaling_code)
  439. queue_comp_task(cq);
  440. else {
  441. comp_event_callback(cq);
  442. if (atomic_dec_and_test(&cq->nr_events))
  443. wake_up(&cq->wait_completion);
  444. }
  445. } else {
  446. ehca_dbg(&shca->ib_device, "Got non completion event");
  447. parse_identifier(shca, eqe_value);
  448. }
  449. }
  450. void ehca_process_eq(struct ehca_shca *shca, int is_irq)
  451. {
  452. struct ehca_eq *eq = &shca->eq;
  453. struct ehca_eqe_cache_entry *eqe_cache = eq->eqe_cache;
  454. u64 eqe_value, ret;
  455. unsigned long flags;
  456. int eqe_cnt, i;
  457. int eq_empty = 0;
  458. spin_lock_irqsave(&eq->irq_spinlock, flags);
  459. if (is_irq) {
  460. const int max_query_cnt = 100;
  461. int query_cnt = 0;
  462. int int_state = 1;
  463. do {
  464. int_state = hipz_h_query_int_state(
  465. shca->ipz_hca_handle, eq->ist);
  466. query_cnt++;
  467. iosync();
  468. } while (int_state && query_cnt < max_query_cnt);
  469. if (unlikely((query_cnt == max_query_cnt)))
  470. ehca_dbg(&shca->ib_device, "int_state=%x query_cnt=%x",
  471. int_state, query_cnt);
  472. }
  473. /* read out all eqes */
  474. eqe_cnt = 0;
  475. do {
  476. u32 token;
  477. eqe_cache[eqe_cnt].eqe =
  478. (struct ehca_eqe *)ehca_poll_eq(shca, eq);
  479. if (!eqe_cache[eqe_cnt].eqe)
  480. break;
  481. eqe_value = eqe_cache[eqe_cnt].eqe->entry;
  482. if (EHCA_BMASK_GET(EQE_COMPLETION_EVENT, eqe_value)) {
  483. token = EHCA_BMASK_GET(EQE_CQ_TOKEN, eqe_value);
  484. read_lock(&ehca_cq_idr_lock);
  485. eqe_cache[eqe_cnt].cq = idr_find(&ehca_cq_idr, token);
  486. if (eqe_cache[eqe_cnt].cq)
  487. atomic_inc(&eqe_cache[eqe_cnt].cq->nr_events);
  488. read_unlock(&ehca_cq_idr_lock);
  489. if (!eqe_cache[eqe_cnt].cq) {
  490. ehca_err(&shca->ib_device,
  491. "Invalid eqe for non-existing cq "
  492. "token=%x", token);
  493. continue;
  494. }
  495. } else
  496. eqe_cache[eqe_cnt].cq = NULL;
  497. eqe_cnt++;
  498. } while (eqe_cnt < EHCA_EQE_CACHE_SIZE);
  499. if (!eqe_cnt) {
  500. if (is_irq)
  501. ehca_dbg(&shca->ib_device,
  502. "No eqe found for irq event");
  503. goto unlock_irq_spinlock;
  504. } else if (!is_irq) {
  505. ret = hipz_h_eoi(eq->ist);
  506. if (ret != H_SUCCESS)
  507. ehca_err(&shca->ib_device,
  508. "bad return code EOI -rc = %ld\n", ret);
  509. ehca_dbg(&shca->ib_device, "deadman found %x eqe", eqe_cnt);
  510. }
  511. if (unlikely(eqe_cnt == EHCA_EQE_CACHE_SIZE))
  512. ehca_dbg(&shca->ib_device, "too many eqes for one irq event");
  513. /* enable irq for new packets */
  514. for (i = 0; i < eqe_cnt; i++) {
  515. if (eq->eqe_cache[i].cq)
  516. reset_eq_pending(eq->eqe_cache[i].cq);
  517. }
  518. /* check eq */
  519. spin_lock(&eq->spinlock);
  520. eq_empty = (!ipz_eqit_eq_peek_valid(&shca->eq.ipz_queue));
  521. spin_unlock(&eq->spinlock);
  522. /* call completion handler for cached eqes */
  523. for (i = 0; i < eqe_cnt; i++)
  524. if (eq->eqe_cache[i].cq) {
  525. if (ehca_scaling_code)
  526. queue_comp_task(eq->eqe_cache[i].cq);
  527. else {
  528. struct ehca_cq *cq = eq->eqe_cache[i].cq;
  529. comp_event_callback(cq);
  530. if (atomic_dec_and_test(&cq->nr_events))
  531. wake_up(&cq->wait_completion);
  532. }
  533. } else {
  534. ehca_dbg(&shca->ib_device, "Got non completion event");
  535. parse_identifier(shca, eq->eqe_cache[i].eqe->entry);
  536. }
  537. /* poll eq if not empty */
  538. if (eq_empty)
  539. goto unlock_irq_spinlock;
  540. do {
  541. struct ehca_eqe *eqe;
  542. eqe = (struct ehca_eqe *)ehca_poll_eq(shca, &shca->eq);
  543. if (!eqe)
  544. break;
  545. process_eqe(shca, eqe);
  546. } while (1);
  547. unlock_irq_spinlock:
  548. spin_unlock_irqrestore(&eq->irq_spinlock, flags);
  549. }
  550. void ehca_tasklet_eq(unsigned long data)
  551. {
  552. ehca_process_eq((struct ehca_shca*)data, 1);
  553. }
  554. static inline int find_next_online_cpu(struct ehca_comp_pool *pool)
  555. {
  556. int cpu;
  557. unsigned long flags;
  558. WARN_ON_ONCE(!in_interrupt());
  559. if (ehca_debug_level >= 3)
  560. ehca_dmp(&cpu_online_map, sizeof(cpumask_t), "");
  561. spin_lock_irqsave(&pool->last_cpu_lock, flags);
  562. cpu = next_cpu_nr(pool->last_cpu, cpu_online_map);
  563. if (cpu >= nr_cpu_ids)
  564. cpu = first_cpu(cpu_online_map);
  565. pool->last_cpu = cpu;
  566. spin_unlock_irqrestore(&pool->last_cpu_lock, flags);
  567. return cpu;
  568. }
  569. static void __queue_comp_task(struct ehca_cq *__cq,
  570. struct ehca_cpu_comp_task *cct)
  571. {
  572. unsigned long flags;
  573. spin_lock_irqsave(&cct->task_lock, flags);
  574. spin_lock(&__cq->task_lock);
  575. if (__cq->nr_callbacks == 0) {
  576. __cq->nr_callbacks++;
  577. list_add_tail(&__cq->entry, &cct->cq_list);
  578. cct->cq_jobs++;
  579. wake_up(&cct->wait_queue);
  580. } else
  581. __cq->nr_callbacks++;
  582. spin_unlock(&__cq->task_lock);
  583. spin_unlock_irqrestore(&cct->task_lock, flags);
  584. }
  585. static void queue_comp_task(struct ehca_cq *__cq)
  586. {
  587. int cpu_id;
  588. struct ehca_cpu_comp_task *cct;
  589. int cq_jobs;
  590. unsigned long flags;
  591. cpu_id = find_next_online_cpu(pool);
  592. BUG_ON(!cpu_online(cpu_id));
  593. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu_id);
  594. BUG_ON(!cct);
  595. spin_lock_irqsave(&cct->task_lock, flags);
  596. cq_jobs = cct->cq_jobs;
  597. spin_unlock_irqrestore(&cct->task_lock, flags);
  598. if (cq_jobs > 0) {
  599. cpu_id = find_next_online_cpu(pool);
  600. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu_id);
  601. BUG_ON(!cct);
  602. }
  603. __queue_comp_task(__cq, cct);
  604. }
  605. static void run_comp_task(struct ehca_cpu_comp_task *cct)
  606. {
  607. struct ehca_cq *cq;
  608. unsigned long flags;
  609. spin_lock_irqsave(&cct->task_lock, flags);
  610. while (!list_empty(&cct->cq_list)) {
  611. cq = list_entry(cct->cq_list.next, struct ehca_cq, entry);
  612. spin_unlock_irqrestore(&cct->task_lock, flags);
  613. comp_event_callback(cq);
  614. if (atomic_dec_and_test(&cq->nr_events))
  615. wake_up(&cq->wait_completion);
  616. spin_lock_irqsave(&cct->task_lock, flags);
  617. spin_lock(&cq->task_lock);
  618. cq->nr_callbacks--;
  619. if (!cq->nr_callbacks) {
  620. list_del_init(cct->cq_list.next);
  621. cct->cq_jobs--;
  622. }
  623. spin_unlock(&cq->task_lock);
  624. }
  625. spin_unlock_irqrestore(&cct->task_lock, flags);
  626. }
  627. static int comp_task(void *__cct)
  628. {
  629. struct ehca_cpu_comp_task *cct = __cct;
  630. int cql_empty;
  631. DECLARE_WAITQUEUE(wait, current);
  632. set_current_state(TASK_INTERRUPTIBLE);
  633. while (!kthread_should_stop()) {
  634. add_wait_queue(&cct->wait_queue, &wait);
  635. spin_lock_irq(&cct->task_lock);
  636. cql_empty = list_empty(&cct->cq_list);
  637. spin_unlock_irq(&cct->task_lock);
  638. if (cql_empty)
  639. schedule();
  640. else
  641. __set_current_state(TASK_RUNNING);
  642. remove_wait_queue(&cct->wait_queue, &wait);
  643. spin_lock_irq(&cct->task_lock);
  644. cql_empty = list_empty(&cct->cq_list);
  645. spin_unlock_irq(&cct->task_lock);
  646. if (!cql_empty)
  647. run_comp_task(__cct);
  648. set_current_state(TASK_INTERRUPTIBLE);
  649. }
  650. __set_current_state(TASK_RUNNING);
  651. return 0;
  652. }
  653. static struct task_struct *create_comp_task(struct ehca_comp_pool *pool,
  654. int cpu)
  655. {
  656. struct ehca_cpu_comp_task *cct;
  657. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  658. spin_lock_init(&cct->task_lock);
  659. INIT_LIST_HEAD(&cct->cq_list);
  660. init_waitqueue_head(&cct->wait_queue);
  661. cct->task = kthread_create(comp_task, cct, "ehca_comp/%d", cpu);
  662. return cct->task;
  663. }
  664. static void destroy_comp_task(struct ehca_comp_pool *pool,
  665. int cpu)
  666. {
  667. struct ehca_cpu_comp_task *cct;
  668. struct task_struct *task;
  669. unsigned long flags_cct;
  670. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  671. spin_lock_irqsave(&cct->task_lock, flags_cct);
  672. task = cct->task;
  673. cct->task = NULL;
  674. cct->cq_jobs = 0;
  675. spin_unlock_irqrestore(&cct->task_lock, flags_cct);
  676. if (task)
  677. kthread_stop(task);
  678. }
  679. static void __cpuinit take_over_work(struct ehca_comp_pool *pool, int cpu)
  680. {
  681. struct ehca_cpu_comp_task *cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  682. LIST_HEAD(list);
  683. struct ehca_cq *cq;
  684. unsigned long flags_cct;
  685. spin_lock_irqsave(&cct->task_lock, flags_cct);
  686. list_splice_init(&cct->cq_list, &list);
  687. while (!list_empty(&list)) {
  688. cq = list_entry(cct->cq_list.next, struct ehca_cq, entry);
  689. list_del(&cq->entry);
  690. __queue_comp_task(cq, per_cpu_ptr(pool->cpu_comp_tasks,
  691. smp_processor_id()));
  692. }
  693. spin_unlock_irqrestore(&cct->task_lock, flags_cct);
  694. }
  695. static int __cpuinit comp_pool_callback(struct notifier_block *nfb,
  696. unsigned long action,
  697. void *hcpu)
  698. {
  699. unsigned int cpu = (unsigned long)hcpu;
  700. struct ehca_cpu_comp_task *cct;
  701. switch (action) {
  702. case CPU_UP_PREPARE:
  703. case CPU_UP_PREPARE_FROZEN:
  704. ehca_gen_dbg("CPU: %x (CPU_PREPARE)", cpu);
  705. if (!create_comp_task(pool, cpu)) {
  706. ehca_gen_err("Can't create comp_task for cpu: %x", cpu);
  707. return NOTIFY_BAD;
  708. }
  709. break;
  710. case CPU_UP_CANCELED:
  711. case CPU_UP_CANCELED_FROZEN:
  712. ehca_gen_dbg("CPU: %x (CPU_CANCELED)", cpu);
  713. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  714. kthread_bind(cct->task, any_online_cpu(cpu_online_map));
  715. destroy_comp_task(pool, cpu);
  716. break;
  717. case CPU_ONLINE:
  718. case CPU_ONLINE_FROZEN:
  719. ehca_gen_dbg("CPU: %x (CPU_ONLINE)", cpu);
  720. cct = per_cpu_ptr(pool->cpu_comp_tasks, cpu);
  721. kthread_bind(cct->task, cpu);
  722. wake_up_process(cct->task);
  723. break;
  724. case CPU_DOWN_PREPARE:
  725. case CPU_DOWN_PREPARE_FROZEN:
  726. ehca_gen_dbg("CPU: %x (CPU_DOWN_PREPARE)", cpu);
  727. break;
  728. case CPU_DOWN_FAILED:
  729. case CPU_DOWN_FAILED_FROZEN:
  730. ehca_gen_dbg("CPU: %x (CPU_DOWN_FAILED)", cpu);
  731. break;
  732. case CPU_DEAD:
  733. case CPU_DEAD_FROZEN:
  734. ehca_gen_dbg("CPU: %x (CPU_DEAD)", cpu);
  735. destroy_comp_task(pool, cpu);
  736. take_over_work(pool, cpu);
  737. break;
  738. }
  739. return NOTIFY_OK;
  740. }
  741. static struct notifier_block comp_pool_callback_nb __cpuinitdata = {
  742. .notifier_call = comp_pool_callback,
  743. .priority = 0,
  744. };
  745. int ehca_create_comp_pool(void)
  746. {
  747. int cpu;
  748. struct task_struct *task;
  749. if (!ehca_scaling_code)
  750. return 0;
  751. pool = kzalloc(sizeof(struct ehca_comp_pool), GFP_KERNEL);
  752. if (pool == NULL)
  753. return -ENOMEM;
  754. spin_lock_init(&pool->last_cpu_lock);
  755. pool->last_cpu = any_online_cpu(cpu_online_map);
  756. pool->cpu_comp_tasks = alloc_percpu(struct ehca_cpu_comp_task);
  757. if (pool->cpu_comp_tasks == NULL) {
  758. kfree(pool);
  759. return -EINVAL;
  760. }
  761. for_each_online_cpu(cpu) {
  762. task = create_comp_task(pool, cpu);
  763. if (task) {
  764. kthread_bind(task, cpu);
  765. wake_up_process(task);
  766. }
  767. }
  768. register_hotcpu_notifier(&comp_pool_callback_nb);
  769. printk(KERN_INFO "eHCA scaling code enabled\n");
  770. return 0;
  771. }
  772. void ehca_destroy_comp_pool(void)
  773. {
  774. int i;
  775. if (!ehca_scaling_code)
  776. return;
  777. unregister_hotcpu_notifier(&comp_pool_callback_nb);
  778. for (i = 0; i < NR_CPUS; i++) {
  779. if (cpu_online(i))
  780. destroy_comp_task(pool, i);
  781. }
  782. free_percpu(pool->cpu_comp_tasks);
  783. kfree(pool);
  784. }