i2ellis.h 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568
  1. /*******************************************************************************
  2. *
  3. * (c) 1999 by Computone Corporation
  4. *
  5. ********************************************************************************
  6. *
  7. *
  8. * PACKAGE: Linux tty Device Driver for IntelliPort II family of multiport
  9. * serial I/O controllers.
  10. *
  11. * DESCRIPTION: Mainline code for the device driver
  12. *
  13. *******************************************************************************/
  14. //------------------------------------------------------------------------------
  15. // i2ellis.h
  16. //
  17. // IntelliPort-II and IntelliPort-IIEX
  18. //
  19. // Extremely
  20. // Low
  21. // Level
  22. // Interface
  23. // Services
  24. //
  25. // Structure Definitions and declarations for "ELLIS" service routines found in
  26. // i2ellis.c
  27. //
  28. // These routines are based on properties of the IntelliPort-II and -IIEX
  29. // hardware and bootstrap firmware, and are not sensitive to particular
  30. // conventions of any particular loadware.
  31. //
  32. // Unlike i2hw.h, which provides IRONCLAD hardware definitions, the material
  33. // here and in i2ellis.c is intended to provice a useful, but not required,
  34. // layer of insulation from the hardware specifics.
  35. //------------------------------------------------------------------------------
  36. #ifndef I2ELLIS_H /* To prevent multiple includes */
  37. #define I2ELLIS_H 1
  38. //------------------------------------------------
  39. // Revision History:
  40. //
  41. // 30 September 1991 MAG First Draft Started
  42. // 12 October 1991 ...continued...
  43. //
  44. // 20 December 1996 AKM Linux version
  45. //-------------------------------------------------
  46. //----------------------
  47. // Mandatory Includes:
  48. //----------------------
  49. #include "ip2types.h"
  50. #include "i2hw.h" // The hardware definitions
  51. //------------------------------------------
  52. // STAT_BOXIDS packets
  53. //------------------------------------------
  54. #define MAX_BOX 4
  55. typedef struct _bidStat
  56. {
  57. unsigned char bid_value[MAX_BOX];
  58. } bidStat, *bidStatPtr;
  59. // This packet is sent in response to a CMD_GET_BOXIDS bypass command. For -IIEX
  60. // boards, reports the hardware-specific "asynchronous resource register" on
  61. // each expansion box. Boxes not present report 0xff. For -II boards, the first
  62. // element contains 0x80 for 8-port, 0x40 for 4-port boards.
  63. // Box IDs aka ARR or Async Resource Register (more than you want to know)
  64. // 7 6 5 4 3 2 1 0
  65. // F F N N L S S S
  66. // =============================
  67. // F F - Product Family Designator
  68. // =====+++++++++++++++++++++++++++++++
  69. // 0 0 - Intelliport II EX / ISA-8
  70. // 1 0 - IntelliServer
  71. // 0 1 - SAC - Port Device (Intelliport III ??? )
  72. // =====+++++++++++++++++++++++++++++++++++++++
  73. // N N - Number of Ports
  74. // 0 0 - 8 (eight)
  75. // 0 1 - 4 (four)
  76. // 1 0 - 12 (twelve)
  77. // 1 1 - 16 (sixteen)
  78. // =++++++++++++++++++++++++++++++++++
  79. // L - LCD Display Module Present
  80. // 0 - No
  81. // 1 - LCD module present
  82. // =========+++++++++++++++++++++++++++++++++++++
  83. // S S S - Async Signals Supported Designator
  84. // 0 0 0 - 8dss, Mod DCE DB25 Female
  85. // 0 0 1 - 6dss, RJ-45
  86. // 0 1 0 - RS-232/422 dss, DB25 Female
  87. // 0 1 1 - RS-232/422 dss, separate 232/422 DB25 Female
  88. // 1 0 0 - 6dss, 921.6 I/F with ST654's
  89. // 1 0 1 - RS-423/232 8dss, RJ-45 10Pin
  90. // 1 1 0 - 6dss, Mod DCE DB25 Female
  91. // 1 1 1 - NO BOX PRESENT
  92. #define FF(c) ((c & 0xC0) >> 6)
  93. #define NN(c) ((c & 0x30) >> 4)
  94. #define L(c) ((c & 0x08) >> 3)
  95. #define SSS(c) (c & 0x07)
  96. #define BID_HAS_654(x) (SSS(x) == 0x04)
  97. #define BID_NO_BOX 0xff /* no box */
  98. #define BID_8PORT 0x80 /* IP2-8 port */
  99. #define BID_4PORT 0x81 /* IP2-4 port */
  100. #define BID_EXP_MASK 0x30 /* IP2-EX */
  101. #define BID_EXP_8PORT 0x00 /* 8, */
  102. #define BID_EXP_4PORT 0x10 /* 4, */
  103. #define BID_EXP_UNDEF 0x20 /* UNDEF, */
  104. #define BID_EXP_16PORT 0x30 /* 16, */
  105. #define BID_LCD_CTRL 0x08 /* LCD Controller */
  106. #define BID_LCD_NONE 0x00 /* - no controller present */
  107. #define BID_LCD_PRES 0x08 /* - controller present */
  108. #define BID_CON_MASK 0x07 /* - connector pinouts */
  109. #define BID_CON_DB25 0x00 /* - DB-25 F */
  110. #define BID_CON_RJ45 0x01 /* - rj45 */
  111. //------------------------------------------------------------------------------
  112. // i2eBordStr
  113. //
  114. // This structure contains all the information the ELLIS routines require in
  115. // dealing with a particular board.
  116. //------------------------------------------------------------------------------
  117. // There are some queues here which are guaranteed to never contain the entry
  118. // for a single channel twice. So they must be slightly larger to allow
  119. // unambiguous full/empty management
  120. //
  121. #define CH_QUEUE_SIZE ABS_MOST_PORTS+2
  122. typedef struct _i2eBordStr
  123. {
  124. porStr i2ePom; // Structure containing the power-on message.
  125. unsigned short i2ePomSize;
  126. // The number of bytes actually read if
  127. // different from sizeof i2ePom, indicates
  128. // there is an error!
  129. unsigned short i2eStartMail;
  130. // Contains whatever inbound mailbox data
  131. // present at startup. NO_MAIL_HERE indicates
  132. // nothing was present. No special
  133. // significance as of this writing, but may be
  134. // useful for diagnostic reasons.
  135. unsigned short i2eValid;
  136. // Indicates validity of the structure; if
  137. // i2eValid == I2E_MAGIC, then we can trust
  138. // the other fields. Some (especially
  139. // initialization) functions are good about
  140. // checking for validity. Many functions do
  141. // not, it being assumed that the larger
  142. // context assures we are using a valid
  143. // i2eBordStrPtr.
  144. unsigned short i2eError;
  145. // Used for returning an error condition from
  146. // several functions which use i2eBordStrPtr
  147. // as an argument.
  148. // Accelerators to characterize separate features of a board, derived from a
  149. // number of sources.
  150. unsigned short i2eFifoSize;
  151. // Always, the size of the FIFO. For
  152. // IntelliPort-II, always the same, for -IIEX
  153. // taken from the Power-On reset message.
  154. volatile
  155. unsigned short i2eFifoRemains;
  156. // Used during normal operation to indicate a
  157. // lower bound on the amount of data which
  158. // might be in the outbound fifo.
  159. unsigned char i2eFifoStyle;
  160. // Accelerator which tells which style (-II or
  161. // -IIEX) FIFO we are using.
  162. unsigned char i2eDataWidth16;
  163. // Accelerator which tells whether we should
  164. // do 8 or 16-bit data transfers.
  165. unsigned char i2eMaxIrq;
  166. // The highest allowable IRQ, based on the
  167. // slot size.
  168. // Accelerators for various addresses on the board
  169. int i2eBase; // I/O Address of the Board
  170. int i2eData; // From here data transfers happen
  171. int i2eStatus; // From here status reads happen
  172. int i2ePointer; // (IntelliPort-II: pointer/commands)
  173. int i2eXMail; // (IntelliPOrt-IIEX: mailboxes
  174. int i2eXMask; // (IntelliPort-IIEX: mask write
  175. //-------------------------------------------------------
  176. // Information presented in a common format across boards
  177. // For each box, bit map of the channels present. Box closest to
  178. // the host is box 0. LSB is channel 0. IntelliPort-II (non-expandable)
  179. // is taken to be box 0. These are derived from product i.d. registers.
  180. unsigned short i2eChannelMap[ABS_MAX_BOXES];
  181. // Same as above, except each is derived from firmware attempting to detect
  182. // the uart presence (by reading a valid GFRCR register). If bits are set in
  183. // i2eChannelMap and not in i2eGoodMap, there is a potential problem.
  184. unsigned short i2eGoodMap[ABS_MAX_BOXES];
  185. // ---------------------------
  186. // For indirect function calls
  187. // Routine to cause an N-millisecond delay: Patched by the ii2Initialize
  188. // function.
  189. void (*i2eDelay)(unsigned int);
  190. // Routine to write N bytes to the board through the FIFO. Returns true if
  191. // all copacetic, otherwise returns false and error is in i2eError field.
  192. // IF COUNT IS ODD, ROUNDS UP TO THE NEXT EVEN NUMBER.
  193. int (*i2eWriteBuf)(struct _i2eBordStr *, unsigned char *, int);
  194. // Routine to read N bytes from the board through the FIFO. Returns true if
  195. // copacetic, otherwise returns false and error in i2eError.
  196. // IF COUNT IS ODD, ROUNDS UP TO THE NEXT EVEN NUMBER.
  197. int (*i2eReadBuf)(struct _i2eBordStr *, unsigned char *, int);
  198. // Returns a word from FIFO. Will use 2 byte operations if needed.
  199. unsigned short (*i2eReadWord)(struct _i2eBordStr *);
  200. // Writes a word to FIFO. Will use 2 byte operations if needed.
  201. void (*i2eWriteWord)(struct _i2eBordStr *, unsigned short);
  202. // Waits specified time for the Transmit FIFO to go empty. Returns true if
  203. // ok, otherwise returns false and error in i2eError.
  204. int (*i2eWaitForTxEmpty)(struct _i2eBordStr *, int);
  205. // Returns true or false according to whether the outgoing mailbox is empty.
  206. int (*i2eTxMailEmpty)(struct _i2eBordStr *);
  207. // Checks whether outgoing mailbox is empty. If so, sends mail and returns
  208. // true. Otherwise returns false.
  209. int (*i2eTrySendMail)(struct _i2eBordStr *, unsigned char);
  210. // If no mail available, returns NO_MAIL_HERE, else returns the value in the
  211. // mailbox (guaranteed can't be NO_MAIL_HERE).
  212. unsigned short (*i2eGetMail)(struct _i2eBordStr *);
  213. // Enables the board to interrupt the host when it writes to the mailbox.
  214. // Irqs will not occur, however, until the loadware separately enables
  215. // interrupt generation to the host. The standard loadware does this in
  216. // response to a command packet sent by the host. (Also, disables
  217. // any other potential interrupt sources from the board -- other than the
  218. // inbound mailbox).
  219. void (*i2eEnableMailIrq)(struct _i2eBordStr *);
  220. // Writes an arbitrary value to the mask register.
  221. void (*i2eWriteMask)(struct _i2eBordStr *, unsigned char);
  222. // State information
  223. // During downloading, indicates the number of blocks remaining to download
  224. // to the board.
  225. short i2eToLoad;
  226. // State of board (see manifests below) (e.g., whether in reset condition,
  227. // whether standard loadware is installed, etc.
  228. unsigned char i2eState;
  229. // These three fields are only valid when there is loadware running on the
  230. // board. (i2eState == II_STATE_LOADED or i2eState == II_STATE_STDLOADED )
  231. unsigned char i2eLVersion; // Loadware version
  232. unsigned char i2eLRevision; // Loadware revision
  233. unsigned char i2eLSub; // Loadware subrevision
  234. // Flags which only have meaning in the context of the standard loadware.
  235. // Somewhat violates the layering concept, but there is so little additional
  236. // needed at the board level (while much additional at the channel level),
  237. // that this beats maintaining two different per-board structures.
  238. // Indicates which IRQ the board has been initialized (from software) to use
  239. // For MicroChannel boards, any value different from IRQ_UNDEFINED means
  240. // that the software command has been sent to enable interrupts (or specify
  241. // they are disabled). Special value: IRQ_UNDEFINED indicates that the
  242. // software command to select the interrupt has not yet been sent, therefore
  243. // (since the standard loadware insists that it be sent before any other
  244. // packets are sent) no other packets should be sent yet.
  245. unsigned short i2eUsingIrq;
  246. // This is set when we hit the MB_OUT_STUFFED mailbox, which prevents us
  247. // putting more in the mailbox until an appropriate mailbox message is
  248. // received.
  249. unsigned char i2eWaitingForEmptyFifo;
  250. // Any mailbox bits waiting to be sent to the board are OR'ed in here.
  251. unsigned char i2eOutMailWaiting;
  252. // The head of any incoming packet is read into here, is then examined and
  253. // we dispatch accordingly.
  254. unsigned short i2eLeadoffWord[1];
  255. // Running counter of interrupts where the mailbox indicated incoming data.
  256. unsigned short i2eFifoInInts;
  257. // Running counter of interrupts where the mailbox indicated outgoing data
  258. // had been stripped.
  259. unsigned short i2eFifoOutInts;
  260. // If not void, gives the address of a routine to call if fatal board error
  261. // is found (only applies to standard l/w).
  262. void (*i2eFatalTrap)(struct _i2eBordStr *);
  263. // Will point to an array of some sort of channel structures (whose format
  264. // is unknown at this level, being a function of what loadware is
  265. // installed and the code configuration (max sizes of buffers, etc.)).
  266. void *i2eChannelPtr;
  267. // Set indicates that the board has gone fatal.
  268. unsigned short i2eFatal;
  269. // The number of elements pointed to by i2eChannelPtr.
  270. unsigned short i2eChannelCnt;
  271. // Ring-buffers of channel structures whose channels have particular needs.
  272. rwlock_t Fbuf_spinlock;
  273. volatile
  274. unsigned short i2Fbuf_strip; // Strip index
  275. volatile
  276. unsigned short i2Fbuf_stuff; // Stuff index
  277. void *i2Fbuf[CH_QUEUE_SIZE]; // An array of channel pointers
  278. // of channels who need to send
  279. // flow control packets.
  280. rwlock_t Dbuf_spinlock;
  281. volatile
  282. unsigned short i2Dbuf_strip; // Strip index
  283. volatile
  284. unsigned short i2Dbuf_stuff; // Stuff index
  285. void *i2Dbuf[CH_QUEUE_SIZE]; // An array of channel pointers
  286. // of channels who need to send
  287. // data or in-line command packets.
  288. rwlock_t Bbuf_spinlock;
  289. volatile
  290. unsigned short i2Bbuf_strip; // Strip index
  291. volatile
  292. unsigned short i2Bbuf_stuff; // Stuff index
  293. void *i2Bbuf[CH_QUEUE_SIZE]; // An array of channel pointers
  294. // of channels who need to send
  295. // bypass command packets.
  296. /*
  297. * A set of flags to indicate that certain events have occurred on at least
  298. * one of the ports on this board. We use this to decide whether to spin
  299. * through the channels looking for breaks, etc.
  300. */
  301. int got_input;
  302. int status_change;
  303. bidStat channelBtypes;
  304. /*
  305. * Debugging counters, etc.
  306. */
  307. unsigned long debugFlowQueued;
  308. unsigned long debugInlineQueued;
  309. unsigned long debugDataQueued;
  310. unsigned long debugBypassQueued;
  311. unsigned long debugFlowCount;
  312. unsigned long debugInlineCount;
  313. unsigned long debugBypassCount;
  314. rwlock_t read_fifo_spinlock;
  315. rwlock_t write_fifo_spinlock;
  316. // For queuing interrupt bottom half handlers. /\/\|=mhw=|\/\/
  317. struct work_struct tqueue_interrupt;
  318. struct timer_list SendPendingTimer; // Used by iiSendPending
  319. unsigned int SendPendingRetry;
  320. } i2eBordStr, *i2eBordStrPtr;
  321. //-------------------------------------------------------------------
  322. // Macro Definitions for the indirect calls defined in the i2eBordStr
  323. //-------------------------------------------------------------------
  324. //
  325. #define iiDelay(a,b) (*(a)->i2eDelay)(b)
  326. #define iiWriteBuf(a,b,c) (*(a)->i2eWriteBuf)(a,b,c)
  327. #define iiReadBuf(a,b,c) (*(a)->i2eReadBuf)(a,b,c)
  328. #define iiWriteWord(a,b) (*(a)->i2eWriteWord)(a,b)
  329. #define iiReadWord(a) (*(a)->i2eReadWord)(a)
  330. #define iiWaitForTxEmpty(a,b) (*(a)->i2eWaitForTxEmpty)(a,b)
  331. #define iiTxMailEmpty(a) (*(a)->i2eTxMailEmpty)(a)
  332. #define iiTrySendMail(a,b) (*(a)->i2eTrySendMail)(a,b)
  333. #define iiGetMail(a) (*(a)->i2eGetMail)(a)
  334. #define iiEnableMailIrq(a) (*(a)->i2eEnableMailIrq)(a)
  335. #define iiDisableMailIrq(a) (*(a)->i2eWriteMask)(a,0)
  336. #define iiWriteMask(a,b) (*(a)->i2eWriteMask)(a,b)
  337. //-------------------------------------------
  338. // Manifests for i2eBordStr:
  339. //-------------------------------------------
  340. typedef void (*delayFunc_t)(unsigned int);
  341. // i2eValid
  342. //
  343. #define I2E_MAGIC 0x4251 // Structure is valid.
  344. #define I2E_INCOMPLETE 0x1122 // Structure failed during init.
  345. // i2eError
  346. //
  347. #define I2EE_GOOD 0 // Operation successful
  348. #define I2EE_BADADDR 1 // Address out of range
  349. #define I2EE_BADSTATE 2 // Attempt to perform a function when the board
  350. // structure was in the incorrect state
  351. #define I2EE_BADMAGIC 3 // Bad magic number from Power On test (i2ePomSize
  352. // reflects what was read
  353. #define I2EE_PORM_SHORT 4 // Power On message too short
  354. #define I2EE_PORM_LONG 5 // Power On message too long
  355. #define I2EE_BAD_FAMILY 6 // Un-supported board family type
  356. #define I2EE_INCONSIST 7 // Firmware reports something impossible,
  357. // e.g. unexpected number of ports... Almost no
  358. // excuse other than bad FIFO...
  359. #define I2EE_POSTERR 8 // Power-On self test reported a bad error
  360. #define I2EE_BADBUS 9 // Unknown Bus type declared in message
  361. #define I2EE_TXE_TIME 10 // Timed out waiting for TX Fifo to empty
  362. #define I2EE_INVALID 11 // i2eValid field does not indicate a valid and
  363. // complete board structure (for functions which
  364. // require this be so.)
  365. #define I2EE_BAD_PORT 12 // Discrepancy between channels actually found and
  366. // what the product is supposed to have. Check
  367. // i2eGoodMap vs i2eChannelMap for details.
  368. #define I2EE_BAD_IRQ 13 // Someone specified an unsupported IRQ
  369. #define I2EE_NOCHANNELS 14 // No channel structures have been defined (for
  370. // functions requiring this).
  371. // i2eFifoStyle
  372. //
  373. #define FIFO_II 0 /* IntelliPort-II style: see also i2hw.h */
  374. #define FIFO_IIEX 1 /* IntelliPort-IIEX style */
  375. // i2eGetMail
  376. //
  377. #define NO_MAIL_HERE 0x1111 // Since mail is unsigned char, cannot possibly
  378. // promote to 0x1111.
  379. // i2eState
  380. //
  381. #define II_STATE_COLD 0 // Addresses have been defined, but board not even
  382. // reset yet.
  383. #define II_STATE_RESET 1 // Board,if it exists, has just been reset
  384. #define II_STATE_READY 2 // Board ready for its first block
  385. #define II_STATE_LOADING 3 // Board continuing load
  386. #define II_STATE_LOADED 4 // Board has finished load: status ok
  387. #define II_STATE_BADLOAD 5 // Board has finished load: failed!
  388. #define II_STATE_STDLOADED 6 // Board has finished load: standard firmware
  389. // i2eUsingIrq
  390. //
  391. #define I2_IRQ_UNDEFINED 0x1352 /* No valid irq (or polling = 0) can
  392. * ever promote to this! */
  393. //------------------------------------------
  394. // Handy Macros for i2ellis.c and others
  395. // Note these are common to -II and -IIEX
  396. //------------------------------------------
  397. // Given a pointer to the board structure, does the input FIFO have any data or
  398. // not?
  399. //
  400. #define I2_HAS_INPUT(pB) !(inb(pB->i2eStatus) & ST_IN_EMPTY)
  401. // Given a pointer to the board structure, is there anything in the incoming
  402. // mailbox?
  403. //
  404. #define I2_HAS_MAIL(pB) (inb(pB->i2eStatus) & ST_IN_MAIL)
  405. #define I2_UPDATE_FIFO_ROOM(pB) ((pB)->i2eFifoRemains = (pB)->i2eFifoSize)
  406. //------------------------------------------
  407. // Function Declarations for i2ellis.c
  408. //------------------------------------------
  409. //
  410. // Functions called directly
  411. //
  412. // Initialization of a board & structure is in four (five!) parts:
  413. //
  414. // 0) iiEllisInit() - Initialize iiEllis subsystem.
  415. // 1) iiSetAddress() - Define the board address & delay function for a board.
  416. // 2) iiReset() - Reset the board (provided it exists)
  417. // -- Note you may do this to several boards --
  418. // 3) iiResetDelay() - Delay for 2 seconds (once for all boards)
  419. // 4) iiInitialize() - Attempt to read Power-up message; further initialize
  420. // accelerators
  421. //
  422. // Then you may use iiDownloadAll() or iiDownloadFile() (in i2file.c) to write
  423. // loadware. To change loadware, you must begin again with step 2, resetting
  424. // the board again (step 1 not needed).
  425. static void iiEllisInit(void);
  426. static int iiSetAddress(i2eBordStrPtr, int, delayFunc_t );
  427. static int iiReset(i2eBordStrPtr);
  428. static int iiResetDelay(i2eBordStrPtr);
  429. static int iiInitialize(i2eBordStrPtr);
  430. // Routine to validate that all channels expected are there.
  431. //
  432. extern int iiValidateChannels(i2eBordStrPtr);
  433. // Routine used to download a block of loadware.
  434. //
  435. static int iiDownloadBlock(i2eBordStrPtr, loadHdrStrPtr, int);
  436. // Return values given by iiDownloadBlock, iiDownloadAll, iiDownloadFile:
  437. //
  438. #define II_DOWN_BADVALID 0 // board structure is invalid
  439. #define II_DOWN_CONTINUING 1 // So far, so good, firmware expects more
  440. #define II_DOWN_GOOD 2 // Download complete, CRC good
  441. #define II_DOWN_BAD 3 // Download complete, but CRC bad
  442. #define II_DOWN_BADFILE 4 // Bad magic number in loadware file
  443. #define II_DOWN_BADSTATE 5 // Board is in an inappropriate state for
  444. // downloading loadware. (see i2eState)
  445. #define II_DOWN_TIMEOUT 6 // Timeout waiting for firmware
  446. #define II_DOWN_OVER 7 // Too much data
  447. #define II_DOWN_UNDER 8 // Not enough data
  448. #define II_DOWN_NOFILE 9 // Loadware file not found
  449. // Routine to download an entire loadware module: Return values are a subset of
  450. // iiDownloadBlock's, excluding, of course, II_DOWN_CONTINUING
  451. //
  452. static int iiDownloadAll(i2eBordStrPtr, loadHdrStrPtr, int, int);
  453. // Many functions defined here return True if good, False otherwise, with an
  454. // error code in i2eError field. Here is a handy macro for setting the error
  455. // code and returning.
  456. //
  457. #define I2_COMPLETE(pB,code) do { \
  458. pB->i2eError = code; \
  459. return (code == I2EE_GOOD);\
  460. } while (0)
  461. #endif // I2ELLIS_H