pata_opti.c 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215
  1. /*
  2. * pata_opti.c - ATI PATA for new ATA layer
  3. * (C) 2005 Red Hat Inc
  4. * Alan Cox <alan@redhat.com>
  5. *
  6. * Based on
  7. * linux/drivers/ide/pci/opti621.c Version 0.7 Sept 10, 2002
  8. *
  9. * Copyright (C) 1996-1998 Linus Torvalds & authors (see below)
  10. *
  11. * Authors:
  12. * Jaromir Koutek <miri@punknet.cz>,
  13. * Jan Harkes <jaharkes@cwi.nl>,
  14. * Mark Lord <mlord@pobox.com>
  15. * Some parts of code are from ali14xx.c and from rz1000.c.
  16. *
  17. * Also consulted the FreeBSD prototype driver by Kevin Day to try
  18. * and resolve some confusions. Further documentation can be found in
  19. * Ralf Brown's interrupt list
  20. *
  21. * If you have other variants of the Opti range (Viper/Vendetta) please
  22. * try this driver with those PCI idents and report back. For the later
  23. * chips see the pata_optidma driver
  24. *
  25. */
  26. #include <linux/kernel.h>
  27. #include <linux/module.h>
  28. #include <linux/pci.h>
  29. #include <linux/init.h>
  30. #include <linux/blkdev.h>
  31. #include <linux/delay.h>
  32. #include <scsi/scsi_host.h>
  33. #include <linux/libata.h>
  34. #define DRV_NAME "pata_opti"
  35. #define DRV_VERSION "0.2.9"
  36. enum {
  37. READ_REG = 0, /* index of Read cycle timing register */
  38. WRITE_REG = 1, /* index of Write cycle timing register */
  39. CNTRL_REG = 3, /* index of Control register */
  40. STRAP_REG = 5, /* index of Strap register */
  41. MISC_REG = 6 /* index of Miscellaneous register */
  42. };
  43. /**
  44. * opti_pre_reset - probe begin
  45. * @link: ATA link
  46. * @deadline: deadline jiffies for the operation
  47. *
  48. * Set up cable type and use generic probe init
  49. */
  50. static int opti_pre_reset(struct ata_link *link, unsigned long deadline)
  51. {
  52. struct ata_port *ap = link->ap;
  53. struct pci_dev *pdev = to_pci_dev(ap->host->dev);
  54. static const struct pci_bits opti_enable_bits[] = {
  55. { 0x45, 1, 0x80, 0x00 },
  56. { 0x40, 1, 0x08, 0x00 }
  57. };
  58. if (!pci_test_config_bits(pdev, &opti_enable_bits[ap->port_no]))
  59. return -ENOENT;
  60. return ata_sff_prereset(link, deadline);
  61. }
  62. /**
  63. * opti_write_reg - control register setup
  64. * @ap: ATA port
  65. * @value: value
  66. * @reg: control register number
  67. *
  68. * The Opti uses magic 'trapdoor' register accesses to do configuration
  69. * rather than using PCI space as other controllers do. The double inw
  70. * on the error register activates configuration mode. We can then write
  71. * the control register
  72. */
  73. static void opti_write_reg(struct ata_port *ap, u8 val, int reg)
  74. {
  75. void __iomem *regio = ap->ioaddr.cmd_addr;
  76. /* These 3 unlock the control register access */
  77. ioread16(regio + 1);
  78. ioread16(regio + 1);
  79. iowrite8(3, regio + 2);
  80. /* Do the I/O */
  81. iowrite8(val, regio + reg);
  82. /* Relock */
  83. iowrite8(0x83, regio + 2);
  84. }
  85. /**
  86. * opti_set_piomode - set initial PIO mode data
  87. * @ap: ATA interface
  88. * @adev: ATA device
  89. *
  90. * Called to do the PIO mode setup. Timing numbers are taken from
  91. * the FreeBSD driver then pre computed to keep the code clean. There
  92. * are two tables depending on the hardware clock speed.
  93. */
  94. static void opti_set_piomode(struct ata_port *ap, struct ata_device *adev)
  95. {
  96. struct ata_device *pair = ata_dev_pair(adev);
  97. int clock;
  98. int pio = adev->pio_mode - XFER_PIO_0;
  99. void __iomem *regio = ap->ioaddr.cmd_addr;
  100. u8 addr;
  101. /* Address table precomputed with prefetch off and a DCLK of 2 */
  102. static const u8 addr_timing[2][5] = {
  103. { 0x30, 0x20, 0x20, 0x10, 0x10 },
  104. { 0x20, 0x20, 0x10, 0x10, 0x10 }
  105. };
  106. static const u8 data_rec_timing[2][5] = {
  107. { 0x6B, 0x56, 0x42, 0x32, 0x31 },
  108. { 0x58, 0x44, 0x32, 0x22, 0x21 }
  109. };
  110. iowrite8(0xff, regio + 5);
  111. clock = ioread16(regio + 5) & 1;
  112. /*
  113. * As with many controllers the address setup time is shared
  114. * and must suit both devices if present.
  115. */
  116. addr = addr_timing[clock][pio];
  117. if (pair) {
  118. /* Hardware constraint */
  119. u8 pair_addr = addr_timing[clock][pair->pio_mode - XFER_PIO_0];
  120. if (pair_addr > addr)
  121. addr = pair_addr;
  122. }
  123. /* Commence primary programming sequence */
  124. opti_write_reg(ap, adev->devno, MISC_REG);
  125. opti_write_reg(ap, data_rec_timing[clock][pio], READ_REG);
  126. opti_write_reg(ap, data_rec_timing[clock][pio], WRITE_REG);
  127. opti_write_reg(ap, addr, MISC_REG);
  128. /* Programming sequence complete, override strapping */
  129. opti_write_reg(ap, 0x85, CNTRL_REG);
  130. }
  131. static struct scsi_host_template opti_sht = {
  132. ATA_PIO_SHT(DRV_NAME),
  133. };
  134. static struct ata_port_operations opti_port_ops = {
  135. .inherits = &ata_sff_port_ops,
  136. .cable_detect = ata_cable_40wire,
  137. .set_piomode = opti_set_piomode,
  138. .prereset = opti_pre_reset,
  139. };
  140. static int opti_init_one(struct pci_dev *dev, const struct pci_device_id *id)
  141. {
  142. static const struct ata_port_info info = {
  143. .flags = ATA_FLAG_SLAVE_POSS,
  144. .pio_mask = 0x1f,
  145. .port_ops = &opti_port_ops
  146. };
  147. const struct ata_port_info *ppi[] = { &info, NULL };
  148. static int printed_version;
  149. if (!printed_version++)
  150. dev_printk(KERN_DEBUG, &dev->dev, "version " DRV_VERSION "\n");
  151. return ata_pci_sff_init_one(dev, ppi, &opti_sht, NULL);
  152. }
  153. static const struct pci_device_id opti[] = {
  154. { PCI_VDEVICE(OPTI, PCI_DEVICE_ID_OPTI_82C621), 0 },
  155. { PCI_VDEVICE(OPTI, PCI_DEVICE_ID_OPTI_82C825), 1 },
  156. { },
  157. };
  158. static struct pci_driver opti_pci_driver = {
  159. .name = DRV_NAME,
  160. .id_table = opti,
  161. .probe = opti_init_one,
  162. .remove = ata_pci_remove_one,
  163. #ifdef CONFIG_PM
  164. .suspend = ata_pci_device_suspend,
  165. .resume = ata_pci_device_resume,
  166. #endif
  167. };
  168. static int __init opti_init(void)
  169. {
  170. return pci_register_driver(&opti_pci_driver);
  171. }
  172. static void __exit opti_exit(void)
  173. {
  174. pci_unregister_driver(&opti_pci_driver);
  175. }
  176. MODULE_AUTHOR("Alan Cox");
  177. MODULE_DESCRIPTION("low-level driver for Opti 621/621X");
  178. MODULE_LICENSE("GPL");
  179. MODULE_DEVICE_TABLE(pci, opti);
  180. MODULE_VERSION(DRV_VERSION);
  181. module_init(opti_init);
  182. module_exit(opti_exit);