pgtable_64.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314
  1. #ifndef __ASM_SH_PGTABLE_64_H
  2. #define __ASM_SH_PGTABLE_64_H
  3. /*
  4. * include/asm-sh/pgtable_64.h
  5. *
  6. * This file contains the functions and defines necessary to modify and use
  7. * the SuperH page table tree.
  8. *
  9. * Copyright (C) 2000, 2001 Paolo Alberelli
  10. * Copyright (C) 2003, 2004 Paul Mundt
  11. * Copyright (C) 2003, 2004 Richard Curnow
  12. *
  13. * This file is subject to the terms and conditions of the GNU General Public
  14. * License. See the file "COPYING" in the main directory of this archive
  15. * for more details.
  16. */
  17. #include <linux/threads.h>
  18. #include <asm/processor.h>
  19. #include <asm/page.h>
  20. /*
  21. * Error outputs.
  22. */
  23. #define pte_ERROR(e) \
  24. printk("%s:%d: bad pte %016Lx.\n", __FILE__, __LINE__, pte_val(e))
  25. #define pgd_ERROR(e) \
  26. printk("%s:%d: bad pgd %08lx.\n", __FILE__, __LINE__, pgd_val(e))
  27. /*
  28. * Table setting routines. Used within arch/mm only.
  29. */
  30. #define set_pmd(pmdptr, pmdval) (*(pmdptr) = pmdval)
  31. static __inline__ void set_pte(pte_t *pteptr, pte_t pteval)
  32. {
  33. unsigned long long x = ((unsigned long long) pteval.pte_low);
  34. unsigned long long *xp = (unsigned long long *) pteptr;
  35. /*
  36. * Sign-extend based on NPHYS.
  37. */
  38. *(xp) = (x & NPHYS_SIGN) ? (x | NPHYS_MASK) : x;
  39. }
  40. #define set_pte_at(mm,addr,ptep,pteval) set_pte(ptep,pteval)
  41. static __inline__ void pmd_set(pmd_t *pmdp,pte_t *ptep)
  42. {
  43. pmd_val(*pmdp) = (unsigned long) ptep;
  44. }
  45. /*
  46. * PGD defines. Top level.
  47. */
  48. /* To find an entry in a generic PGD. */
  49. #define pgd_index(address) (((address) >> PGDIR_SHIFT) & (PTRS_PER_PGD-1))
  50. #define __pgd_offset(address) pgd_index(address)
  51. #define pgd_offset(mm, address) ((mm)->pgd+pgd_index(address))
  52. /* To find an entry in a kernel PGD. */
  53. #define pgd_offset_k(address) pgd_offset(&init_mm, address)
  54. /*
  55. * PMD level access routines. Same notes as above.
  56. */
  57. #define _PMD_EMPTY 0x0
  58. /* Either the PMD is empty or present, it's not paged out */
  59. #define pmd_present(pmd_entry) (pmd_val(pmd_entry) & _PAGE_PRESENT)
  60. #define pmd_clear(pmd_entry_p) (set_pmd((pmd_entry_p), __pmd(_PMD_EMPTY)))
  61. #define pmd_none(pmd_entry) (pmd_val((pmd_entry)) == _PMD_EMPTY)
  62. #define pmd_bad(pmd_entry) ((pmd_val(pmd_entry) & (~PAGE_MASK & ~_PAGE_USER)) != _KERNPG_TABLE)
  63. #define pmd_page_vaddr(pmd_entry) \
  64. ((unsigned long) __va(pmd_val(pmd_entry) & PAGE_MASK))
  65. #define pmd_page(pmd) \
  66. (virt_to_page(pmd_val(pmd)))
  67. /* PMD to PTE dereferencing */
  68. #define pte_index(address) \
  69. ((address >> PAGE_SHIFT) & (PTRS_PER_PTE - 1))
  70. #define pte_offset_kernel(dir, addr) \
  71. ((pte_t *) ((pmd_val(*(dir))) & PAGE_MASK) + pte_index((addr)))
  72. #define pte_offset_map(dir,addr) pte_offset_kernel(dir, addr)
  73. #define pte_offset_map_nested(dir,addr) pte_offset_kernel(dir, addr)
  74. #define pte_unmap(pte) do { } while (0)
  75. #define pte_unmap_nested(pte) do { } while (0)
  76. #ifndef __ASSEMBLY__
  77. #define IOBASE_VADDR 0xff000000
  78. #define IOBASE_END 0xffffffff
  79. /*
  80. * PTEL coherent flags.
  81. * See Chapter 17 ST50 CPU Core Volume 1, Architecture.
  82. */
  83. /* The bits that are required in the SH-5 TLB are placed in the h/w-defined
  84. positions, to avoid expensive bit shuffling on every refill. The remaining
  85. bits are used for s/w purposes and masked out on each refill.
  86. Note, the PTE slots are used to hold data of type swp_entry_t when a page is
  87. swapped out. Only the _PAGE_PRESENT flag is significant when the page is
  88. swapped out, and it must be placed so that it doesn't overlap either the
  89. type or offset fields of swp_entry_t. For x86, offset is at [31:8] and type
  90. at [6:1], with _PAGE_PRESENT at bit 0 for both pte_t and swp_entry_t. This
  91. scheme doesn't map to SH-5 because bit [0] controls cacheability. So bit
  92. [2] is used for _PAGE_PRESENT and the type field of swp_entry_t is split
  93. into 2 pieces. That is handled by SWP_ENTRY and SWP_TYPE below. */
  94. #define _PAGE_WT 0x001 /* CB0: if cacheable, 1->write-thru, 0->write-back */
  95. #define _PAGE_DEVICE 0x001 /* CB0: if uncacheable, 1->device (i.e. no write-combining or reordering at bus level) */
  96. #define _PAGE_CACHABLE 0x002 /* CB1: uncachable/cachable */
  97. #define _PAGE_PRESENT 0x004 /* software: page referenced */
  98. #define _PAGE_FILE 0x004 /* software: only when !present */
  99. #define _PAGE_SIZE0 0x008 /* SZ0-bit : size of page */
  100. #define _PAGE_SIZE1 0x010 /* SZ1-bit : size of page */
  101. #define _PAGE_SHARED 0x020 /* software: reflects PTEH's SH */
  102. #define _PAGE_READ 0x040 /* PR0-bit : read access allowed */
  103. #define _PAGE_EXECUTE 0x080 /* PR1-bit : execute access allowed */
  104. #define _PAGE_WRITE 0x100 /* PR2-bit : write access allowed */
  105. #define _PAGE_USER 0x200 /* PR3-bit : user space access allowed */
  106. #define _PAGE_DIRTY 0x400 /* software: page accessed in write */
  107. #define _PAGE_ACCESSED 0x800 /* software: page referenced */
  108. /* Mask which drops software flags */
  109. #define _PAGE_FLAGS_HARDWARE_MASK 0xfffffffffffff3dbLL
  110. /*
  111. * HugeTLB support
  112. */
  113. #if defined(CONFIG_HUGETLB_PAGE_SIZE_64K)
  114. #define _PAGE_SZHUGE (_PAGE_SIZE0)
  115. #elif defined(CONFIG_HUGETLB_PAGE_SIZE_1MB)
  116. #define _PAGE_SZHUGE (_PAGE_SIZE1)
  117. #elif defined(CONFIG_HUGETLB_PAGE_SIZE_512MB)
  118. #define _PAGE_SZHUGE (_PAGE_SIZE0 | _PAGE_SIZE1)
  119. #endif
  120. /*
  121. * Stub out _PAGE_SZHUGE if we don't have a good definition for it,
  122. * to make pte_mkhuge() happy.
  123. */
  124. #ifndef _PAGE_SZHUGE
  125. # define _PAGE_SZHUGE (0)
  126. #endif
  127. /*
  128. * Default flags for a Kernel page.
  129. * This is fundametally also SHARED because the main use of this define
  130. * (other than for PGD/PMD entries) is for the VMALLOC pool which is
  131. * contextless.
  132. *
  133. * _PAGE_EXECUTE is required for modules
  134. *
  135. */
  136. #define _KERNPG_TABLE (_PAGE_PRESENT | _PAGE_READ | _PAGE_WRITE | \
  137. _PAGE_EXECUTE | \
  138. _PAGE_CACHABLE | _PAGE_ACCESSED | _PAGE_DIRTY | \
  139. _PAGE_SHARED)
  140. /* Default flags for a User page */
  141. #define _PAGE_TABLE (_KERNPG_TABLE | _PAGE_USER)
  142. #define _PAGE_CHG_MASK (PTE_MASK | _PAGE_ACCESSED | _PAGE_DIRTY)
  143. /*
  144. * We have full permissions (Read/Write/Execute/Shared).
  145. */
  146. #define _PAGE_COMMON (_PAGE_PRESENT | _PAGE_USER | \
  147. _PAGE_CACHABLE | _PAGE_ACCESSED)
  148. #define PAGE_NONE __pgprot(_PAGE_CACHABLE | _PAGE_ACCESSED)
  149. #define PAGE_SHARED __pgprot(_PAGE_COMMON | _PAGE_READ | _PAGE_WRITE | \
  150. _PAGE_SHARED)
  151. #define PAGE_EXECREAD __pgprot(_PAGE_COMMON | _PAGE_READ | _PAGE_EXECUTE)
  152. /*
  153. * We need to include PAGE_EXECUTE in PAGE_COPY because it is the default
  154. * protection mode for the stack.
  155. */
  156. #define PAGE_COPY PAGE_EXECREAD
  157. #define PAGE_READONLY __pgprot(_PAGE_COMMON | _PAGE_READ)
  158. #define PAGE_WRITEONLY __pgprot(_PAGE_COMMON | _PAGE_WRITE)
  159. #define PAGE_RWX __pgprot(_PAGE_COMMON | _PAGE_READ | \
  160. _PAGE_WRITE | _PAGE_EXECUTE)
  161. #define PAGE_KERNEL __pgprot(_KERNPG_TABLE)
  162. #define PAGE_KERNEL_NOCACHE \
  163. __pgprot(_PAGE_PRESENT | _PAGE_READ | _PAGE_WRITE | \
  164. _PAGE_EXECUTE | _PAGE_ACCESSED | \
  165. _PAGE_DIRTY | _PAGE_SHARED)
  166. /* Make it a device mapping for maximum safety (e.g. for mapping device
  167. registers into user-space via /dev/map). */
  168. #define pgprot_noncached(x) __pgprot(((x).pgprot & ~(_PAGE_CACHABLE)) | _PAGE_DEVICE)
  169. #define pgprot_writecombine(prot) __pgprot(pgprot_val(prot) & ~_PAGE_CACHABLE)
  170. /*
  171. * Handling allocation failures during page table setup.
  172. */
  173. extern void __handle_bad_pmd_kernel(pmd_t * pmd);
  174. #define __handle_bad_pmd(x) __handle_bad_pmd_kernel(x)
  175. /*
  176. * PTE level access routines.
  177. *
  178. * Note1:
  179. * It's the tree walk leaf. This is physical address to be stored.
  180. *
  181. * Note 2:
  182. * Regarding the choice of _PTE_EMPTY:
  183. We must choose a bit pattern that cannot be valid, whether or not the page
  184. is present. bit[2]==1 => present, bit[2]==0 => swapped out. If swapped
  185. out, bits [31:8], [6:3], [1:0] are under swapper control, so only bit[7] is
  186. left for us to select. If we force bit[7]==0 when swapped out, we could use
  187. the combination bit[7,2]=2'b10 to indicate an empty PTE. Alternatively, if
  188. we force bit[7]==1 when swapped out, we can use all zeroes to indicate
  189. empty. This is convenient, because the page tables get cleared to zero
  190. when they are allocated.
  191. */
  192. #define _PTE_EMPTY 0x0
  193. #define pte_present(x) (pte_val(x) & _PAGE_PRESENT)
  194. #define pte_clear(mm,addr,xp) (set_pte_at(mm, addr, xp, __pte(_PTE_EMPTY)))
  195. #define pte_none(x) (pte_val(x) == _PTE_EMPTY)
  196. /*
  197. * Some definitions to translate between mem_map, PTEs, and page
  198. * addresses:
  199. */
  200. /*
  201. * Given a PTE, return the index of the mem_map[] entry corresponding
  202. * to the page frame the PTE. Get the absolute physical address, make
  203. * a relative physical address and translate it to an index.
  204. */
  205. #define pte_pagenr(x) (((unsigned long) (pte_val(x)) - \
  206. __MEMORY_START) >> PAGE_SHIFT)
  207. /*
  208. * Given a PTE, return the "struct page *".
  209. */
  210. #define pte_page(x) (mem_map + pte_pagenr(x))
  211. /*
  212. * Return number of (down rounded) MB corresponding to x pages.
  213. */
  214. #define pages_to_mb(x) ((x) >> (20-PAGE_SHIFT))
  215. /*
  216. * The following have defined behavior only work if pte_present() is true.
  217. */
  218. static inline int pte_dirty(pte_t pte) { return pte_val(pte) & _PAGE_DIRTY; }
  219. static inline int pte_young(pte_t pte) { return pte_val(pte) & _PAGE_ACCESSED; }
  220. static inline int pte_file(pte_t pte) { return pte_val(pte) & _PAGE_FILE; }
  221. static inline int pte_write(pte_t pte) { return pte_val(pte) & _PAGE_WRITE; }
  222. static inline int pte_special(pte_t pte){ return 0; }
  223. static inline pte_t pte_wrprotect(pte_t pte) { set_pte(&pte, __pte(pte_val(pte) & ~_PAGE_WRITE)); return pte; }
  224. static inline pte_t pte_mkclean(pte_t pte) { set_pte(&pte, __pte(pte_val(pte) & ~_PAGE_DIRTY)); return pte; }
  225. static inline pte_t pte_mkold(pte_t pte) { set_pte(&pte, __pte(pte_val(pte) & ~_PAGE_ACCESSED)); return pte; }
  226. static inline pte_t pte_mkwrite(pte_t pte) { set_pte(&pte, __pte(pte_val(pte) | _PAGE_WRITE)); return pte; }
  227. static inline pte_t pte_mkdirty(pte_t pte) { set_pte(&pte, __pte(pte_val(pte) | _PAGE_DIRTY)); return pte; }
  228. static inline pte_t pte_mkyoung(pte_t pte) { set_pte(&pte, __pte(pte_val(pte) | _PAGE_ACCESSED)); return pte; }
  229. static inline pte_t pte_mkhuge(pte_t pte) { set_pte(&pte, __pte(pte_val(pte) | _PAGE_SZHUGE)); return pte; }
  230. static inline pte_t pte_mkspecial(pte_t pte) { return pte; }
  231. /*
  232. * Conversion functions: convert a page and protection to a page entry.
  233. *
  234. * extern pte_t mk_pte(struct page *page, pgprot_t pgprot)
  235. */
  236. #define mk_pte(page,pgprot) \
  237. ({ \
  238. pte_t __pte; \
  239. \
  240. set_pte(&__pte, __pte((((page)-mem_map) << PAGE_SHIFT) | \
  241. __MEMORY_START | pgprot_val((pgprot)))); \
  242. __pte; \
  243. })
  244. /*
  245. * This takes a (absolute) physical page address that is used
  246. * by the remapping functions
  247. */
  248. #define mk_pte_phys(physpage, pgprot) \
  249. ({ pte_t __pte; set_pte(&__pte, __pte(physpage | pgprot_val(pgprot))); __pte; })
  250. static inline pte_t pte_modify(pte_t pte, pgprot_t newprot)
  251. { set_pte(&pte, __pte((pte_val(pte) & _PAGE_CHG_MASK) | pgprot_val(newprot))); return pte; }
  252. /* Encode and decode a swap entry */
  253. #define __swp_type(x) (((x).val & 3) + (((x).val >> 1) & 0x3c))
  254. #define __swp_offset(x) ((x).val >> 8)
  255. #define __swp_entry(type, offset) ((swp_entry_t) { ((offset << 8) + ((type & 0x3c) << 1) + (type & 3)) })
  256. #define __pte_to_swp_entry(pte) ((swp_entry_t) { pte_val(pte) })
  257. #define __swp_entry_to_pte(x) ((pte_t) { (x).val })
  258. /* Encode and decode a nonlinear file mapping entry */
  259. #define PTE_FILE_MAX_BITS 29
  260. #define pte_to_pgoff(pte) (pte_val(pte))
  261. #define pgoff_to_pte(off) ((pte_t) { (off) | _PAGE_FILE })
  262. #endif /* !__ASSEMBLY__ */
  263. #define pfn_pte(pfn, prot) __pte(((pfn) << PAGE_SHIFT) | pgprot_val(prot))
  264. #define pfn_pmd(pfn, prot) __pmd(((pfn) << PAGE_SHIFT) | pgprot_val(prot))
  265. #endif /* __ASM_SH_PGTABLE_64_H */