asp834x-redboot.dts 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282
  1. /*
  2. * Analogue & Micro ASP8347 Device Tree Source
  3. *
  4. * Copyright 2008 Codehermit
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License as published by the
  8. * Free Software Foundation; either version 2 of the License, or (at your
  9. * option) any later version.
  10. */
  11. /dts-v1/;
  12. / {
  13. model = "Analogue & Micro ASP8347E";
  14. compatible = "analogue-and-micro,asp8347e";
  15. #address-cells = <1>;
  16. #size-cells = <1>;
  17. aliases {
  18. ethernet0 = &enet0;
  19. ethernet1 = &enet1;
  20. serial0 = &serial0;
  21. serial1 = &serial1;
  22. };
  23. cpus {
  24. #address-cells = <1>;
  25. #size-cells = <0>;
  26. PowerPC,8347@0 {
  27. device_type = "cpu";
  28. reg = <0x0>;
  29. d-cache-line-size = <32>;
  30. i-cache-line-size = <32>;
  31. d-cache-size = <32768>;
  32. i-cache-size = <32768>;
  33. timebase-frequency = <0>; // from bootloader
  34. bus-frequency = <0>; // from bootloader
  35. clock-frequency = <0>; // from bootloader
  36. };
  37. };
  38. memory {
  39. device_type = "memory";
  40. reg = <0x00000000 0x8000000>; // 128MB at 0
  41. };
  42. localbus@ff005000 {
  43. #address-cells = <2>;
  44. #size-cells = <1>;
  45. compatible = "fsl,mpc8347e-localbus",
  46. "fsl,pq2pro-localbus",
  47. "simple-bus";
  48. reg = <0xff005000 0x1000>;
  49. interrupts = <77 0x8>;
  50. interrupt-parent = <&ipic>;
  51. ranges = <
  52. 0 0 0xf0000000 0x02000000
  53. >;
  54. flash@0,0 {
  55. compatible = "cfi-flash";
  56. reg = <0 0 0x02000000>;
  57. bank-width = <2>;
  58. device-width = <2>;
  59. };
  60. };
  61. soc8349@ff000000 {
  62. #address-cells = <1>;
  63. #size-cells = <1>;
  64. device_type = "soc";
  65. ranges = <0x0 0xff000000 0x00100000>;
  66. reg = <0xff000000 0x00000200>;
  67. bus-frequency = <0>;
  68. wdt@200 {
  69. device_type = "watchdog";
  70. compatible = "mpc83xx_wdt";
  71. reg = <0x200 0x100>;
  72. };
  73. i2c@3000 {
  74. #address-cells = <1>;
  75. #size-cells = <0>;
  76. cell-index = <0>;
  77. compatible = "fsl-i2c";
  78. reg = <0x3000 0x100>;
  79. interrupts = <14 0x8>;
  80. interrupt-parent = <&ipic>;
  81. dfsrr;
  82. rtc@68 {
  83. compatible = "dallas,ds1374";
  84. reg = <0x68>;
  85. };
  86. };
  87. i2c@3100 {
  88. #address-cells = <1>;
  89. #size-cells = <0>;
  90. cell-index = <1>;
  91. compatible = "fsl-i2c";
  92. reg = <0x3100 0x100>;
  93. interrupts = <15 0x8>;
  94. interrupt-parent = <&ipic>;
  95. dfsrr;
  96. };
  97. spi@7000 {
  98. cell-index = <0>;
  99. compatible = "fsl,spi";
  100. reg = <0x7000 0x1000>;
  101. interrupts = <16 0x8>;
  102. interrupt-parent = <&ipic>;
  103. mode = "cpu";
  104. };
  105. dma@82a8 {
  106. #address-cells = <1>;
  107. #size-cells = <1>;
  108. compatible = "fsl,mpc8347-dma", "fsl,elo-dma";
  109. reg = <0x82a8 4>;
  110. ranges = <0 0x8100 0x1a8>;
  111. interrupt-parent = <&ipic>;
  112. interrupts = <71 8>;
  113. cell-index = <0>;
  114. dma-channel@0 {
  115. compatible = "fsl,mpc8347-dma-channel", "fsl,elo-dma-channel";
  116. reg = <0 0x80>;
  117. interrupt-parent = <&ipic>;
  118. interrupts = <71 8>;
  119. };
  120. dma-channel@80 {
  121. compatible = "fsl,mpc8347-dma-channel", "fsl,elo-dma-channel";
  122. reg = <0x80 0x80>;
  123. interrupt-parent = <&ipic>;
  124. interrupts = <71 8>;
  125. };
  126. dma-channel@100 {
  127. compatible = "fsl,mpc8347-dma-channel", "fsl,elo-dma-channel";
  128. reg = <0x100 0x80>;
  129. interrupt-parent = <&ipic>;
  130. interrupts = <71 8>;
  131. };
  132. dma-channel@180 {
  133. compatible = "fsl,mpc8347-dma-channel", "fsl,elo-dma-channel";
  134. reg = <0x180 0x28>;
  135. interrupt-parent = <&ipic>;
  136. interrupts = <71 8>;
  137. };
  138. };
  139. /* phy type (ULPI or SERIAL) are only types supported for MPH */
  140. /* port = 0 or 1 */
  141. usb@22000 {
  142. compatible = "fsl-usb2-mph";
  143. reg = <0x22000 0x1000>;
  144. #address-cells = <1>;
  145. #size-cells = <0>;
  146. interrupt-parent = <&ipic>;
  147. interrupts = <39 0x8>;
  148. phy_type = "ulpi";
  149. port1;
  150. };
  151. /* phy type (ULPI, UTMI, UTMI_WIDE, SERIAL) */
  152. usb@23000 {
  153. compatible = "fsl-usb2-dr";
  154. reg = <0x23000 0x1000>;
  155. #address-cells = <1>;
  156. #size-cells = <0>;
  157. interrupt-parent = <&ipic>;
  158. interrupts = <38 0x8>;
  159. dr_mode = "otg";
  160. phy_type = "ulpi";
  161. };
  162. mdio@24520 {
  163. #address-cells = <1>;
  164. #size-cells = <0>;
  165. compatible = "fsl,gianfar-mdio";
  166. reg = <0x24520 0x20>;
  167. phy0: ethernet-phy@0 {
  168. interrupt-parent = <&ipic>;
  169. interrupts = <17 0x8>;
  170. reg = <0x1>;
  171. device_type = "ethernet-phy";
  172. };
  173. phy1: ethernet-phy@1 {
  174. interrupt-parent = <&ipic>;
  175. interrupts = <18 0x8>;
  176. reg = <0x2>;
  177. device_type = "ethernet-phy";
  178. };
  179. };
  180. enet0: ethernet@24000 {
  181. cell-index = <0>;
  182. device_type = "network";
  183. model = "TSEC";
  184. compatible = "gianfar";
  185. reg = <0x24000 0x1000>;
  186. local-mac-address = [ 00 08 e5 11 32 33 ];
  187. interrupts = <32 0x8 33 0x8 34 0x8>;
  188. interrupt-parent = <&ipic>;
  189. phy-handle = <&phy0>;
  190. linux,network-index = <0>;
  191. };
  192. enet1: ethernet@25000 {
  193. cell-index = <1>;
  194. device_type = "network";
  195. model = "TSEC";
  196. compatible = "gianfar";
  197. reg = <0x25000 0x1000>;
  198. local-mac-address = [ 00 08 e5 11 32 34 ];
  199. interrupts = <35 0x8 36 0x8 37 0x8>;
  200. interrupt-parent = <&ipic>;
  201. phy-handle = <&phy1>;
  202. linux,network-index = <1>;
  203. };
  204. serial0: serial@4500 {
  205. cell-index = <0>;
  206. device_type = "serial";
  207. compatible = "ns16550";
  208. reg = <0x4500 0x100>;
  209. clock-frequency = <400000000>;
  210. interrupts = <9 0x8>;
  211. interrupt-parent = <&ipic>;
  212. };
  213. serial1: serial@4600 {
  214. cell-index = <1>;
  215. device_type = "serial";
  216. compatible = "ns16550";
  217. reg = <0x4600 0x100>;
  218. clock-frequency = <400000000>;
  219. interrupts = <10 0x8>;
  220. interrupt-parent = <&ipic>;
  221. };
  222. /* May need to remove if on a part without crypto engine */
  223. crypto@30000 {
  224. device_type = "crypto";
  225. model = "SEC2";
  226. compatible = "talitos";
  227. reg = <0x30000 0x10000>;
  228. interrupts = <11 0x8>;
  229. interrupt-parent = <&ipic>;
  230. num-channels = <4>;
  231. channel-fifo-len = <24>;
  232. exec-units-mask = <0x0000007e>;
  233. /* desc mask is for rev2.0,
  234. * we need runtime fixup for >2.0 */
  235. descriptor-types-mask = <0x01010ebf>;
  236. };
  237. /* IPIC
  238. * interrupts cell = <intr #, sense>
  239. * sense values match linux IORESOURCE_IRQ_* defines:
  240. * sense == 8: Level, low assertion
  241. * sense == 2: Edge, high-to-low change
  242. */
  243. ipic: pic@700 {
  244. interrupt-controller;
  245. #address-cells = <0>;
  246. #interrupt-cells = <2>;
  247. reg = <0x700 0x100>;
  248. device_type = "ipic";
  249. };
  250. };
  251. chosen {
  252. bootargs = "console=ttyS0,38400 root=/dev/mtdblock3 rootfstype=jffs2";
  253. linux,stdout-path = &serial0;
  254. };
  255. };