proc-init.c 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475
  1. /* MN103E010 Processor initialisation
  2. *
  3. * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
  4. * Written by David Howells (dhowells@redhat.com)
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public Licence
  8. * as published by the Free Software Foundation; either version
  9. * 2 of the Licence, or (at your option) any later version.
  10. */
  11. #include <linux/kernel.h>
  12. #include <asm/rtc.h>
  13. /*
  14. * initialise the on-silicon processor peripherals
  15. */
  16. asmlinkage void __init processor_init(void)
  17. {
  18. int loop;
  19. /* set up the exception table first */
  20. for (loop = 0x000; loop < 0x400; loop += 8)
  21. __set_intr_stub(loop, __common_exception);
  22. __set_intr_stub(EXCEP_ITLBMISS, itlb_miss);
  23. __set_intr_stub(EXCEP_DTLBMISS, dtlb_miss);
  24. __set_intr_stub(EXCEP_IAERROR, itlb_aerror);
  25. __set_intr_stub(EXCEP_DAERROR, dtlb_aerror);
  26. __set_intr_stub(EXCEP_BUSERROR, raw_bus_error);
  27. __set_intr_stub(EXCEP_DOUBLE_FAULT, double_fault);
  28. __set_intr_stub(EXCEP_SYSCALL0, system_call);
  29. __set_intr_stub(EXCEP_NMI, nmi_handler);
  30. __set_intr_stub(EXCEP_WDT, nmi_handler);
  31. __set_intr_stub(EXCEP_IRQ_LEVEL0, irq_handler);
  32. __set_intr_stub(EXCEP_IRQ_LEVEL1, irq_handler);
  33. __set_intr_stub(EXCEP_IRQ_LEVEL2, irq_handler);
  34. __set_intr_stub(EXCEP_IRQ_LEVEL3, irq_handler);
  35. __set_intr_stub(EXCEP_IRQ_LEVEL4, irq_handler);
  36. __set_intr_stub(EXCEP_IRQ_LEVEL5, irq_handler);
  37. __set_intr_stub(EXCEP_IRQ_LEVEL6, irq_handler);
  38. IVAR0 = EXCEP_IRQ_LEVEL0;
  39. IVAR1 = EXCEP_IRQ_LEVEL1;
  40. IVAR2 = EXCEP_IRQ_LEVEL2;
  41. IVAR3 = EXCEP_IRQ_LEVEL3;
  42. IVAR4 = EXCEP_IRQ_LEVEL4;
  43. IVAR5 = EXCEP_IRQ_LEVEL5;
  44. IVAR6 = EXCEP_IRQ_LEVEL6;
  45. mn10300_dcache_flush_inv();
  46. mn10300_icache_inv();
  47. /* disable all interrupts and set to priority 6 (lowest) */
  48. for (loop = 0; loop < NR_IRQS; loop++)
  49. GxICR(loop) = GxICR_LEVEL_6 | GxICR_DETECT;
  50. /* clear the timers */
  51. TM0MD = 0;
  52. TM1MD = 0;
  53. TM2MD = 0;
  54. TM3MD = 0;
  55. TM4MD = 0;
  56. TM5MD = 0;
  57. TM6MD = 0;
  58. TM6MDA = 0;
  59. TM6MDB = 0;
  60. TM7MD = 0;
  61. TM8MD = 0;
  62. TM9MD = 0;
  63. TM10MD = 0;
  64. TM11MD = 0;
  65. calibrate_clock();
  66. }