irq.c 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. /*
  2. * Toshiba RBTX4939 interrupt routines
  3. * Based on linux/arch/mips/txx9/rbtx4938/irq.c,
  4. * and RBTX49xx patch from CELF patch archive.
  5. *
  6. * Copyright (C) 2000-2001,2005-2006 Toshiba Corporation
  7. * 2003-2005 (c) MontaVista Software, Inc. This file is licensed under the
  8. * terms of the GNU General Public License version 2. This program is
  9. * licensed "as is" without any warranty of any kind, whether express
  10. * or implied.
  11. */
  12. #include <linux/init.h>
  13. #include <linux/interrupt.h>
  14. #include <asm/mipsregs.h>
  15. #include <asm/txx9/rbtx4939.h>
  16. /*
  17. * RBTX4939 IOC controller definition
  18. */
  19. static void rbtx4939_ioc_irq_unmask(unsigned int irq)
  20. {
  21. int ioc_nr = irq - RBTX4939_IRQ_IOC;
  22. writeb(readb(rbtx4939_ien_addr) | (1 << ioc_nr), rbtx4939_ien_addr);
  23. }
  24. static void rbtx4939_ioc_irq_mask(unsigned int irq)
  25. {
  26. int ioc_nr = irq - RBTX4939_IRQ_IOC;
  27. writeb(readb(rbtx4939_ien_addr) & ~(1 << ioc_nr), rbtx4939_ien_addr);
  28. mmiowb();
  29. }
  30. static struct irq_chip rbtx4939_ioc_irq_chip = {
  31. .name = "IOC",
  32. .ack = rbtx4939_ioc_irq_mask,
  33. .mask = rbtx4939_ioc_irq_mask,
  34. .mask_ack = rbtx4939_ioc_irq_mask,
  35. .unmask = rbtx4939_ioc_irq_unmask,
  36. };
  37. static inline int rbtx4939_ioc_irqroute(void)
  38. {
  39. unsigned char istat = readb(rbtx4939_ifac2_addr);
  40. if (unlikely(istat == 0))
  41. return -1;
  42. return RBTX4939_IRQ_IOC + __fls8(istat);
  43. }
  44. static int rbtx4939_irq_dispatch(int pending)
  45. {
  46. int irq;
  47. if (pending & CAUSEF_IP7)
  48. return MIPS_CPU_IRQ_BASE + 7;
  49. irq = tx4939_irq();
  50. if (likely(irq >= 0)) {
  51. /* redirect IOC interrupts */
  52. switch (irq) {
  53. case RBTX4939_IRQ_IOCINT:
  54. irq = rbtx4939_ioc_irqroute();
  55. break;
  56. }
  57. } else if (pending & CAUSEF_IP0)
  58. irq = MIPS_CPU_IRQ_BASE + 0;
  59. else if (pending & CAUSEF_IP1)
  60. irq = MIPS_CPU_IRQ_BASE + 1;
  61. else
  62. irq = -1;
  63. return irq;
  64. }
  65. void __init rbtx4939_irq_setup(void)
  66. {
  67. int i;
  68. /* mask all IOC interrupts */
  69. writeb(0, rbtx4939_ien_addr);
  70. /* clear SoftInt interrupts */
  71. writeb(0, rbtx4939_softint_addr);
  72. txx9_irq_dispatch = rbtx4939_irq_dispatch;
  73. tx4939_irq_init();
  74. for (i = RBTX4939_IRQ_IOC;
  75. i < RBTX4939_IRQ_IOC + RBTX4939_NR_IRQ_IOC; i++)
  76. set_irq_chip_and_handler(i, &rbtx4939_ioc_irq_chip,
  77. handle_level_irq);
  78. set_irq_chained_handler(RBTX4939_IRQ_IOCINT, handle_simple_irq);
  79. }