pcibus_provider_defs.h 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. /*
  2. * This file is subject to the terms and conditions of the GNU General Public
  3. * License. See the file "COPYING" in the main directory of this archive
  4. * for more details.
  5. *
  6. * Copyright (C) 1992 - 1997, 2000-2005 Silicon Graphics, Inc. All rights reserved.
  7. */
  8. #ifndef _ASM_IA64_SN_PCI_PCIBUS_PROVIDER_H
  9. #define _ASM_IA64_SN_PCI_PCIBUS_PROVIDER_H
  10. /*
  11. * SN pci asic types. Do not ever renumber these or reuse values. The
  12. * values must agree with what prom thinks they are.
  13. */
  14. #define PCIIO_ASIC_TYPE_UNKNOWN 0
  15. #define PCIIO_ASIC_TYPE_PPB 1
  16. #define PCIIO_ASIC_TYPE_PIC 2
  17. #define PCIIO_ASIC_TYPE_TIOCP 3
  18. #define PCIIO_ASIC_TYPE_TIOCA 4
  19. #define PCIIO_ASIC_TYPE_TIOCE 5
  20. #define PCIIO_ASIC_MAX_TYPES 6
  21. /*
  22. * Common pciio bus provider data. There should be one of these as the
  23. * first field in any pciio based provider soft structure (e.g. pcibr_soft
  24. * tioca_soft, etc).
  25. */
  26. struct pcibus_bussoft {
  27. u32 bs_asic_type; /* chipset type */
  28. u32 bs_xid; /* xwidget id */
  29. u32 bs_persist_busnum; /* Persistent Bus Number */
  30. u32 bs_persist_segment; /* Segment Number */
  31. u64 bs_legacy_io; /* legacy io pio addr */
  32. u64 bs_legacy_mem; /* legacy mem pio addr */
  33. u64 bs_base; /* widget base */
  34. struct xwidget_info *bs_xwidget_info;
  35. };
  36. struct pci_controller;
  37. /*
  38. * SN pci bus indirection
  39. */
  40. struct sn_pcibus_provider {
  41. dma_addr_t (*dma_map)(struct pci_dev *, unsigned long, size_t, int flags);
  42. dma_addr_t (*dma_map_consistent)(struct pci_dev *, unsigned long, size_t, int flags);
  43. void (*dma_unmap)(struct pci_dev *, dma_addr_t, int);
  44. void * (*bus_fixup)(struct pcibus_bussoft *, struct pci_controller *);
  45. void (*force_interrupt)(struct sn_irq_info *);
  46. void (*target_interrupt)(struct sn_irq_info *);
  47. };
  48. /*
  49. * Flags used by the map interfaces
  50. * bits 3:0 specifies format of passed in address
  51. * bit 4 specifies that address is to be used for MSI
  52. */
  53. #define SN_DMA_ADDRTYPE(x) ((x) & 0xf)
  54. #define SN_DMA_ADDR_PHYS 1 /* address is an xio address. */
  55. #define SN_DMA_ADDR_XIO 2 /* address is phys memory */
  56. #define SN_DMA_MSI 0x10 /* Bus address is to be used for MSI */
  57. extern struct sn_pcibus_provider *sn_pci_provider[];
  58. #endif /* _ASM_IA64_SN_PCI_PCIBUS_PROVIDER_H */