Kconfig 9.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398
  1. #
  2. # For a description of the syntax of this configuration file,
  3. # see Documentation/kbuild/kconfig-language.txt.
  4. #
  5. config FRV
  6. bool
  7. default y
  8. select HAVE_IDE
  9. config ZONE_DMA
  10. bool
  11. default y
  12. config RWSEM_GENERIC_SPINLOCK
  13. bool
  14. default y
  15. config RWSEM_XCHGADD_ALGORITHM
  16. bool
  17. config GENERIC_FIND_NEXT_BIT
  18. bool
  19. default y
  20. config GENERIC_HWEIGHT
  21. bool
  22. default y
  23. config GENERIC_CALIBRATE_DELAY
  24. bool
  25. default n
  26. config GENERIC_HARDIRQS
  27. bool
  28. default y
  29. config GENERIC_HARDIRQS_NO__DO_IRQ
  30. bool
  31. default y
  32. config GENERIC_TIME
  33. bool
  34. default y
  35. config TIME_LOW_RES
  36. bool
  37. default y
  38. config QUICKLIST
  39. bool
  40. default y
  41. config ARCH_HAS_ILOG2_U32
  42. bool
  43. default y
  44. config ARCH_HAS_ILOG2_U64
  45. bool
  46. default y
  47. config HZ
  48. int
  49. default 1000
  50. mainmenu "Fujitsu FR-V Kernel Configuration"
  51. source "init/Kconfig"
  52. menu "Fujitsu FR-V system setup"
  53. config MMU
  54. bool "MMU support"
  55. help
  56. This options switches on and off support for the FR-V MMU
  57. (effectively switching between vmlinux and uClinux). Not all FR-V
  58. CPUs support this. Currently only the FR451 has a sufficiently
  59. featured MMU.
  60. config FRV_OUTOFLINE_ATOMIC_OPS
  61. bool "Out-of-line the FRV atomic operations"
  62. default n
  63. help
  64. Setting this option causes the FR-V atomic operations to be mostly
  65. implemented out-of-line.
  66. See Documentation/frv/atomic-ops.txt for more information.
  67. config HIGHMEM
  68. bool "High memory support"
  69. depends on MMU
  70. default y
  71. help
  72. If you wish to use more than 256MB of memory with your MMU based
  73. system, you will need to select this option. The kernel can only see
  74. the memory between 0xC0000000 and 0xD0000000 directly... everything
  75. else must be kmapped.
  76. The arch is, however, capable of supporting up to 3GB of SDRAM.
  77. config HIGHPTE
  78. bool "Allocate page tables in highmem"
  79. depends on HIGHMEM
  80. default y
  81. help
  82. The VM uses one page of memory for each page table. For systems
  83. with a lot of RAM, this can be wasteful of precious low memory.
  84. Setting this option will put user-space page tables in high memory.
  85. source "mm/Kconfig"
  86. choice
  87. prompt "uClinux kernel load address"
  88. depends on !MMU
  89. default UCPAGE_OFFSET_C0000000
  90. help
  91. This option sets the base address for the uClinux kernel. The kernel
  92. will rearrange the SDRAM layout to start at this address, and move
  93. itself to start there. It must be greater than 0, and it must be
  94. sufficiently less than 0xE0000000 that the SDRAM does not intersect
  95. the I/O region.
  96. The base address must also be aligned such that the SDRAM controller
  97. can decode it. For instance, a 512MB SDRAM bank must be 512MB aligned.
  98. config UCPAGE_OFFSET_20000000
  99. bool "0x20000000"
  100. config UCPAGE_OFFSET_40000000
  101. bool "0x40000000"
  102. config UCPAGE_OFFSET_60000000
  103. bool "0x60000000"
  104. config UCPAGE_OFFSET_80000000
  105. bool "0x80000000"
  106. config UCPAGE_OFFSET_A0000000
  107. bool "0xA0000000"
  108. config UCPAGE_OFFSET_C0000000
  109. bool "0xC0000000 (Recommended)"
  110. endchoice
  111. config PAGE_OFFSET
  112. hex
  113. default 0x20000000 if UCPAGE_OFFSET_20000000
  114. default 0x40000000 if UCPAGE_OFFSET_40000000
  115. default 0x60000000 if UCPAGE_OFFSET_60000000
  116. default 0x80000000 if UCPAGE_OFFSET_80000000
  117. default 0xA0000000 if UCPAGE_OFFSET_A0000000
  118. default 0xC0000000
  119. config PROTECT_KERNEL
  120. bool "Protect core kernel against userspace"
  121. depends on !MMU
  122. default y
  123. help
  124. Selecting this option causes the uClinux kernel to change the
  125. permittivity of DAMPR register covering the core kernel image to
  126. prevent userspace accessing the underlying memory directly.
  127. choice
  128. prompt "CPU Caching mode"
  129. default FRV_DEFL_CACHE_WBACK
  130. help
  131. This option determines the default caching mode for the kernel.
  132. Write-Back caching mode involves the all reads and writes causing
  133. the affected cacheline to be read into the cache first before being
  134. operated upon. Memory is not then updated by a write until the cache
  135. is filled and a cacheline needs to be displaced from the cache to
  136. make room. Only at that point is it written back.
  137. Write-Behind caching is similar to Write-Back caching, except that a
  138. write won't fetch a cacheline into the cache if there isn't already
  139. one there; it will write directly to memory instead.
  140. Write-Through caching only fetches cachelines from memory on a
  141. read. Writes always get written directly to memory. If the affected
  142. cacheline is also in cache, it will be updated too.
  143. The final option is to turn of caching entirely.
  144. Note that not all CPUs support Write-Behind caching. If the CPU on
  145. which the kernel is running doesn't, it'll fall back to Write-Back
  146. caching.
  147. config FRV_DEFL_CACHE_WBACK
  148. bool "Write-Back"
  149. config FRV_DEFL_CACHE_WBEHIND
  150. bool "Write-Behind"
  151. config FRV_DEFL_CACHE_WTHRU
  152. bool "Write-Through"
  153. config FRV_DEFL_CACHE_DISABLED
  154. bool "Disabled"
  155. endchoice
  156. menu "CPU core support"
  157. config CPU_FR401
  158. bool "Include FR401 core support"
  159. depends on !MMU
  160. default y
  161. help
  162. This enables support for the FR401, FR401A and FR403 CPUs
  163. config CPU_FR405
  164. bool "Include FR405 core support"
  165. depends on !MMU
  166. default y
  167. help
  168. This enables support for the FR405 CPU
  169. config CPU_FR451
  170. bool "Include FR451 core support"
  171. default y
  172. help
  173. This enables support for the FR451 CPU
  174. config CPU_FR451_COMPILE
  175. bool "Specifically compile for FR451 core"
  176. depends on CPU_FR451 && !CPU_FR401 && !CPU_FR405 && !CPU_FR551
  177. default y
  178. help
  179. This causes appropriate flags to be passed to the compiler to
  180. optimise for the FR451 CPU
  181. config CPU_FR551
  182. bool "Include FR551 core support"
  183. depends on !MMU
  184. default y
  185. help
  186. This enables support for the FR555 CPU
  187. config CPU_FR551_COMPILE
  188. bool "Specifically compile for FR551 core"
  189. depends on CPU_FR551 && !CPU_FR401 && !CPU_FR405 && !CPU_FR451
  190. default y
  191. help
  192. This causes appropriate flags to be passed to the compiler to
  193. optimise for the FR555 CPU
  194. config FRV_L1_CACHE_SHIFT
  195. int
  196. default "5" if CPU_FR401 || CPU_FR405 || CPU_FR451
  197. default "6" if CPU_FR551
  198. endmenu
  199. choice
  200. prompt "System support"
  201. default MB93091_VDK
  202. config MB93091_VDK
  203. bool "MB93091 CPU board with or without motherboard"
  204. config MB93093_PDK
  205. bool "MB93093 PDK unit"
  206. endchoice
  207. if MB93091_VDK
  208. choice
  209. prompt "Motherboard support"
  210. default MB93090_MB00
  211. config MB93090_MB00
  212. bool "Use the MB93090-MB00 motherboard"
  213. help
  214. Select this option if the MB93091 CPU board is going to be used with
  215. a MB93090-MB00 VDK motherboard
  216. config MB93091_NO_MB
  217. bool "Use standalone"
  218. help
  219. Select this option if the MB93091 CPU board is going to be used
  220. without a motherboard
  221. endchoice
  222. endif
  223. config FUJITSU_MB93493
  224. bool "MB93493 Multimedia chip"
  225. help
  226. Select this option if the MB93493 multimedia chip is going to be
  227. used.
  228. choice
  229. prompt "GP-Relative data support"
  230. default GPREL_DATA_8
  231. help
  232. This option controls what data, if any, should be placed in the GP
  233. relative data sections. Using this means that the compiler can
  234. generate accesses to the data using GR16-relative addressing which
  235. is faster than absolute instructions and saves space (2 instructions
  236. per access).
  237. However, the GPREL region is limited in size because the immediate
  238. value used in the load and store instructions is limited to a 12-bit
  239. signed number.
  240. So if the linker starts complaining that accesses to GPREL data are
  241. out of range, try changing this option from the default.
  242. Note that modules will always be compiled with this feature disabled
  243. as the module data will not be in range of the GP base address.
  244. config GPREL_DATA_8
  245. bool "Put data objects of up to 8 bytes into GP-REL"
  246. config GPREL_DATA_4
  247. bool "Put data objects of up to 4 bytes into GP-REL"
  248. config GPREL_DATA_NONE
  249. bool "Don't use GP-REL"
  250. endchoice
  251. config FRV_ONCPU_SERIAL
  252. bool "Use on-CPU serial ports"
  253. select SERIAL_8250
  254. default y
  255. config PCI
  256. bool "Use PCI"
  257. depends on MB93090_MB00
  258. default y
  259. help
  260. Some FR-V systems (such as the MB93090-MB00 VDK) have PCI
  261. onboard. If you have one of these boards and you wish to use the PCI
  262. facilities, say Y here.
  263. config RESERVE_DMA_COHERENT
  264. bool "Reserve DMA coherent memory"
  265. depends on PCI && !MMU
  266. default y
  267. help
  268. Many PCI drivers require access to uncached memory for DMA device
  269. communications (such as is done with some Ethernet buffer rings). If
  270. a fully featured MMU is available, this can be done through page
  271. table settings, but if not, a region has to be set aside and marked
  272. with a special DAMPR register.
  273. Setting this option causes uClinux to set aside a portion of the
  274. available memory for use in this manner. The memory will then be
  275. unavailable for normal kernel use.
  276. source "drivers/pci/Kconfig"
  277. source "drivers/pcmcia/Kconfig"
  278. #config MATH_EMULATION
  279. # bool "Math emulation support (EXPERIMENTAL)"
  280. # depends on EXPERIMENTAL
  281. # help
  282. # At some point in the future, this will cause floating-point math
  283. # instructions to be emulated by the kernel on machines that lack a
  284. # floating-point math coprocessor. Thrill-seekers and chronically
  285. # sleep-deprived psychotic hacker types can say Y now, everyone else
  286. # should probably wait a while.
  287. menu "Power management options"
  288. config ARCH_SUSPEND_POSSIBLE
  289. def_bool y
  290. depends on !SMP
  291. source kernel/power/Kconfig
  292. endmenu
  293. endmenu
  294. menu "Executable formats"
  295. source "fs/Kconfig.binfmt"
  296. endmenu
  297. source "net/Kconfig"
  298. source "drivers/Kconfig"
  299. source "fs/Kconfig"
  300. source "arch/frv/Kconfig.debug"
  301. source "security/Kconfig"
  302. source "crypto/Kconfig"
  303. source "lib/Kconfig"