clock.c 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270
  1. /*
  2. * Clock management for AT32AP CPUs
  3. *
  4. * Copyright (C) 2006 Atmel Corporation
  5. *
  6. * Based on arch/arm/mach-at91/clock.c
  7. * Copyright (C) 2005 David Brownell
  8. * Copyright (C) 2005 Ivan Kokshaysky
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #include <linux/clk.h>
  15. #include <linux/err.h>
  16. #include <linux/device.h>
  17. #include <linux/string.h>
  18. #include <mach/chip.h>
  19. #include "clock.h"
  20. static DEFINE_SPINLOCK(clk_lock);
  21. struct clk *clk_get(struct device *dev, const char *id)
  22. {
  23. int i;
  24. for (i = 0; i < at32_nr_clocks; i++) {
  25. struct clk *clk = at32_clock_list[i];
  26. if (clk->dev == dev && strcmp(id, clk->name) == 0)
  27. return clk;
  28. }
  29. return ERR_PTR(-ENOENT);
  30. }
  31. EXPORT_SYMBOL(clk_get);
  32. void clk_put(struct clk *clk)
  33. {
  34. /* clocks are static for now, we can't free them */
  35. }
  36. EXPORT_SYMBOL(clk_put);
  37. static void __clk_enable(struct clk *clk)
  38. {
  39. if (clk->parent)
  40. __clk_enable(clk->parent);
  41. if (clk->users++ == 0 && clk->mode)
  42. clk->mode(clk, 1);
  43. }
  44. int clk_enable(struct clk *clk)
  45. {
  46. unsigned long flags;
  47. spin_lock_irqsave(&clk_lock, flags);
  48. __clk_enable(clk);
  49. spin_unlock_irqrestore(&clk_lock, flags);
  50. return 0;
  51. }
  52. EXPORT_SYMBOL(clk_enable);
  53. static void __clk_disable(struct clk *clk)
  54. {
  55. if (clk->users == 0) {
  56. printk(KERN_ERR "%s: mismatched disable\n", clk->name);
  57. WARN_ON(1);
  58. return;
  59. }
  60. if (--clk->users == 0 && clk->mode)
  61. clk->mode(clk, 0);
  62. if (clk->parent)
  63. __clk_disable(clk->parent);
  64. }
  65. void clk_disable(struct clk *clk)
  66. {
  67. unsigned long flags;
  68. spin_lock_irqsave(&clk_lock, flags);
  69. __clk_disable(clk);
  70. spin_unlock_irqrestore(&clk_lock, flags);
  71. }
  72. EXPORT_SYMBOL(clk_disable);
  73. unsigned long clk_get_rate(struct clk *clk)
  74. {
  75. unsigned long flags;
  76. unsigned long rate;
  77. spin_lock_irqsave(&clk_lock, flags);
  78. rate = clk->get_rate(clk);
  79. spin_unlock_irqrestore(&clk_lock, flags);
  80. return rate;
  81. }
  82. EXPORT_SYMBOL(clk_get_rate);
  83. long clk_round_rate(struct clk *clk, unsigned long rate)
  84. {
  85. unsigned long flags, actual_rate;
  86. if (!clk->set_rate)
  87. return -ENOSYS;
  88. spin_lock_irqsave(&clk_lock, flags);
  89. actual_rate = clk->set_rate(clk, rate, 0);
  90. spin_unlock_irqrestore(&clk_lock, flags);
  91. return actual_rate;
  92. }
  93. EXPORT_SYMBOL(clk_round_rate);
  94. int clk_set_rate(struct clk *clk, unsigned long rate)
  95. {
  96. unsigned long flags;
  97. long ret;
  98. if (!clk->set_rate)
  99. return -ENOSYS;
  100. spin_lock_irqsave(&clk_lock, flags);
  101. ret = clk->set_rate(clk, rate, 1);
  102. spin_unlock_irqrestore(&clk_lock, flags);
  103. return (ret < 0) ? ret : 0;
  104. }
  105. EXPORT_SYMBOL(clk_set_rate);
  106. int clk_set_parent(struct clk *clk, struct clk *parent)
  107. {
  108. unsigned long flags;
  109. int ret;
  110. if (!clk->set_parent)
  111. return -ENOSYS;
  112. spin_lock_irqsave(&clk_lock, flags);
  113. ret = clk->set_parent(clk, parent);
  114. spin_unlock_irqrestore(&clk_lock, flags);
  115. return ret;
  116. }
  117. EXPORT_SYMBOL(clk_set_parent);
  118. struct clk *clk_get_parent(struct clk *clk)
  119. {
  120. return clk->parent;
  121. }
  122. EXPORT_SYMBOL(clk_get_parent);
  123. #ifdef CONFIG_DEBUG_FS
  124. /* /sys/kernel/debug/at32ap_clk */
  125. #include <linux/io.h>
  126. #include <linux/debugfs.h>
  127. #include <linux/seq_file.h>
  128. #include "pm.h"
  129. #define NEST_DELTA 2
  130. #define NEST_MAX 6
  131. struct clkinf {
  132. struct seq_file *s;
  133. unsigned nest;
  134. };
  135. static void
  136. dump_clock(struct clk *parent, struct clkinf *r)
  137. {
  138. unsigned nest = r->nest;
  139. char buf[16 + NEST_MAX];
  140. struct clk *clk;
  141. unsigned i;
  142. /* skip clocks coupled to devices that aren't registered */
  143. if (parent->dev && !parent->dev->bus_id[0] && !parent->users)
  144. return;
  145. /* <nest spaces> name <pad to end> */
  146. memset(buf, ' ', sizeof(buf) - 1);
  147. buf[sizeof(buf) - 1] = 0;
  148. i = strlen(parent->name);
  149. memcpy(buf + nest, parent->name,
  150. min(i, (unsigned)(sizeof(buf) - 1 - nest)));
  151. seq_printf(r->s, "%s%c users=%2d %-3s %9ld Hz",
  152. buf, parent->set_parent ? '*' : ' ',
  153. parent->users,
  154. parent->users ? "on" : "off", /* NOTE: not-paranoid!! */
  155. clk_get_rate(parent));
  156. if (parent->dev)
  157. seq_printf(r->s, ", for %s", parent->dev->bus_id);
  158. seq_printf(r->s, "\n");
  159. /* cost of this scan is small, but not linear... */
  160. r->nest = nest + NEST_DELTA;
  161. for (i = 3; i < at32_nr_clocks; i++) {
  162. clk = at32_clock_list[i];
  163. if (clk->parent == parent)
  164. dump_clock(clk, r);
  165. }
  166. r->nest = nest;
  167. }
  168. static int clk_show(struct seq_file *s, void *unused)
  169. {
  170. struct clkinf r;
  171. int i;
  172. /* show all the power manager registers */
  173. seq_printf(s, "MCCTRL = %8x\n", pm_readl(MCCTRL));
  174. seq_printf(s, "CKSEL = %8x\n", pm_readl(CKSEL));
  175. seq_printf(s, "CPUMASK = %8x\n", pm_readl(CPU_MASK));
  176. seq_printf(s, "HSBMASK = %8x\n", pm_readl(HSB_MASK));
  177. seq_printf(s, "PBAMASK = %8x\n", pm_readl(PBA_MASK));
  178. seq_printf(s, "PBBMASK = %8x\n", pm_readl(PBB_MASK));
  179. seq_printf(s, "PLL0 = %8x\n", pm_readl(PLL0));
  180. seq_printf(s, "PLL1 = %8x\n", pm_readl(PLL1));
  181. seq_printf(s, "IMR = %8x\n", pm_readl(IMR));
  182. for (i = 0; i < 8; i++) {
  183. if (i == 5)
  184. continue;
  185. seq_printf(s, "GCCTRL%d = %8x\n", i, pm_readl(GCCTRL(i)));
  186. }
  187. seq_printf(s, "\n");
  188. /* show clock tree as derived from the three oscillators
  189. * we "know" are at the head of the list
  190. */
  191. r.s = s;
  192. r.nest = 0;
  193. dump_clock(at32_clock_list[0], &r);
  194. dump_clock(at32_clock_list[1], &r);
  195. dump_clock(at32_clock_list[2], &r);
  196. return 0;
  197. }
  198. static int clk_open(struct inode *inode, struct file *file)
  199. {
  200. return single_open(file, clk_show, NULL);
  201. }
  202. static const struct file_operations clk_operations = {
  203. .open = clk_open,
  204. .read = seq_read,
  205. .llseek = seq_lseek,
  206. .release = single_release,
  207. };
  208. static int __init clk_debugfs_init(void)
  209. {
  210. (void) debugfs_create_file("at32ap_clk", S_IFREG | S_IRUGO,
  211. NULL, NULL, &clk_operations);
  212. return 0;
  213. }
  214. postcore_initcall(clk_debugfs_init);
  215. #endif